

Scheduled Maintenance: On Saturday, 16 March 2024, IEEE Xplore will undergo necessary technical work from 9:00 AM EDT (1300 UTC) to 2:00 PM EDT (1800 UTC) to improve system reliability and stability. During this time, the site will be unavailable. We apologize for any inconvenience.

[IEEE.org](#) [IEEE Xplore](#) [IEEE SA](#) [IEEE Spectrum](#) [More Sites](#)
[Donate](#) [Cart](#) [Create Account](#) [Personal Sign In](#)

[Sign Out](#)

[Browse](#) ▾ [My Settings](#) ▾ [Help](#) ▾

Access provided by:
HIRASUGAR INSTITUTE
OF TECHNOLOGY

Access provided by:
HIRASUGAR INSTITUTE
OF TECHNOLOGY

[Sign Out](#)
[All](#)

[ADVANCED SEARCH](#)
[Conferences](#) > [2022 First International Conf...](#)

Static and Dynamic power optimization using Leakage Feedback approach for nanoscale CMOS VLSI circuits

Publisher: IEEE

[Cite This](#)

PDF

Vidyavati Mallaraddi ; H P Rajani ; S S Kamate

[All Authors](#) ...


Alerts

151

Full

Text Views

[Manage Content Alerts](#)
[Add to Citation Alerts](#)

Abstract


[Download](#)
PDF

Document Sections

I. Introduction

Abstract: Packaging density and operating speed are common considerable issues in today's deep submicron regime. If packaging density has to be increased then transistor size and c... [View more](#)

II. Materials and Methods

III. Results and Discussions

IV. Conclusion

Authors

Figures

References

Keywords

Metrics

More Like This

Metadata

Abstract:

Packaging density and operating speed are common considerable issues in today's deep submicron regime. If packaging density has to be increased then transistor size and channel length should be decreased. Due to short channel effects in submicron regime. Decreasing channel length decreases the threshold voltage. Decreasing threshold voltage also increases the power dissipation due to the subthreshold leakage current. By carefully designing the sleep transistors with an added leakage current feedback transistor, effectively decreases the static and dynamic power dissipation along with delay introduced due to sleep transistors. The proposed technique is applied to design a logic circuit to efficiently reduce static, dynamic power dissipation with increase performance.

Published in: 2022 First International Conference on Electrical, Electronics, Information and Communication Technologies (ICEEICT)

Date of Conference: 16-18 February 2022

DOI: 10.1109/ICEEICT53079.2022.9768527

Date Added to IEEE Xplore: 10 May 2022

Publisher: IEEE

ISBN Information:

Conference Location: Trichy, India



Contents

I. Introduction

The main sources of power dissipation are static power dissipation and dynamic power dissipation. scaling down of the supply voltage proportionally decreases the threshold voltage it increases the subthreshold leakage current. Till today many leakage current minimisation techniques were tried but they only targeted to reduce the static power dissipation not the dynamic power dissipation and also has the adverse effect of decreasing the operating speed.in this paper firstly by carefully designing the extra sleep transistors which are introduced in MTCMOS structure to reduce static power dissipation and to increase the performance in terms of speed. Secondly dynamic power dissipation.it takes nearly half of the total power. Dynamic power dissipation can be reduced by adiabatic switching and charge recycling logic. but drawbacks of these are it requires (1)more hardware, (2)pulse power supplies,(3)delay will be more,(4)high supply voltage, so these techniques are not suitable for scaling down of supply voltage to alleviate power dissipation.in this paper it addresses the issues of static power dissipation through MTCMOS and dynamic power dissipation through leakage current feedbacking and also the delay and ground bounce noise through proper sizing of sleep transistors. This technique achieves the best results to minimize power dissipation with high performance.

Authors	▼
Figures	▼
References	▼
Keywords	▼
Metrics	▼

More Like This

A Low-Cost Very Large Scale Integration Architecture for Multistandard Inverse Transform

IEEE Transactions on Circuits and Systems II: Express Briefs

Published: 2010

Low-Cost Implementation of Independent Component Analysis for Biomedical Signal Separation Using Very-Large-Scale Integration

IEEE Transactions on Circuits and Systems II: Express Briefs

Published: 2020

Show More

IEEE Personal Account	Purchase Details	Profile Information	Need Help?	Follow
CHANGE USERNAME/PASSWORD	PAYMENT OPTIONS VIEW PURCHASED DOCUMENTS	COMMUNICATIONS PREFERENCES PROFESSION AND EDUCATION TECHNICAL INTERESTS	US & CANADA: +1 800 678 4333 WORLDWIDE: +1 732 981 0060 CONTACT & SUPPORT	

[About IEEE Xplore](#) | [Contact Us](#) | [Help](#) | [Accessibility](#) | [Terms of Use](#) | [Nondiscrimination Policy](#) | [IEEE Ethics Reporting](#) | [Sitemap](#) | [IEEE Privacy Policy](#)

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2024 IEEE - All rights reserved.

IEEE Account

- » [Change Username/Password](#)
- » [Update Address](#)

Purchase Details

- » [Payment Options](#)
- » [Order History](#)
- » [View Purchased Documents](#)

Profile Information

- » [Communications Preferences](#)
- » [Profession and Education](#)
- » [Technical Interests](#)

Need Help?

- » **US & Canada:** +1 800 678 4333
- » **Worldwide:** +1 732 981 0060

» Contact & Support

[About IEEE Xplore](#) | [Contact Us](#) | [Help](#) | [Accessibility](#) | [Terms of Use](#) | [Nondiscrimination Policy](#) | [Sitemap](#) | [Privacy & Opting Out of Cookies](#)

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2024 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.