Design of Programmable FFT-IFFT Processor

Sagar Sudhakar Birade⁻¹

Department of Electrical and Electronics Engg Hirasugar Institute of Technology, Nidasoshi, Belagavi, India sagarbirade.eee@hsit.ac.in Keshav B Negalur⁻²

Department of Electrical and Electronics Engg Hirasugar Institute of Technology, Nidasoshi, Belagavi, India kbnegalur.eee@hsit.ac.in

ABSTRACT

Orthogonal Frequency Division Multiplexing system is famous for its robustness against frequency selective fading channel. The Fast Fourier Transform/Inverse Fast Fourier Transform processors are used as the modulation/demodulation kernel in the OFDM systems. The sizes of FFT-IFFT processors are varied in the different applications of OFDM systems. We suggest a programmable FFT-IFFT processor to cover the different specifications of OFDM applications. The cached-memory architecture is our suggested VLSI system architecture. The chip can operate up to 80 MHz and meet most of the standard requirements. Key Words: OFDM, FFT-IFFT Processor, VLSI.

I. INTRODUCTION

Fourth-Generation wireless and mobile systems are currently the focus of research and development. Broadband wireless systems based on Orthogonal Frequency Division Multiplexing (OFDM) will allow packetbased high-data-rate communication suitable for video transmission and mobile-Internet applications. The IEEE 802.11a standard defines the principle functions and architecture of such a high data rate communication system. Apart from the high speed of operation, the system demands low power consumption since it is primarily aimed at portable and mobile applications. We can show through simulation that the most computationally intensive parts of such a high-data-rate system are the 64-2048 point Inverse Fast Fourier Transform (IFFT) in the transmit direction. We describe a novel programmable 64-2048 point FFT/IFFT processor, a more detailed and complete description of the entire design is provided. The processor performs a forward 64-2048 point FFT in 40 to 49 clock cycles making it suitable for high-speed data communication systems.

In present day wireless technology, the OFDM is generally used, by adopting FFT processor for the wireless communication adds advantages like High Speed, Less Area requirement, Less Power Consumption and Minimal Interference with the other signals. The main motivation of this work is to derive and investigate an alternative architecture for FFT computation that satisfies the timing constraints with moderate silicon area and low power consumption. The main reason is that, if an FFT algorithm can satisfy the timing constraints, it is expected to be more power efficient.

II. LITERATURE SURVEY

1. Trio Adiono and RellaMareta. "Low latency parallel-pipelined configurable FFT/IFFT 128/256/512/1024/2048 for LTE". In Intelligent and Advanced Systems (ICIAS), 2012 4th International Conference on, volume 2, pages 768–773. IEEE, 2012

Long Term Evolution (LTE) is one of the latest technologies in wireless communication field. It has features of higher data rates and low latency. LTE defines a number of channel bandwidths which causes FFT/IFFT in LTE must be configurable. In this paper, they present the efficient implementation of a parallel-pipelined configurable FFT/IFFT processor for Orthogonal Frequency Division Multiple Access (OFDMA) applications in LTE.

2. Chu yu, Mao-Hsu Yen "A Low power 64-point FFT/IFFT Processor for OFDM Applications" IEEE Transactions on Consumer Electronics, Vol. 57, Feb 2011.

In this paper, they present the efficient implementation of a pipeline FFT/IFFT processor for OFDM applications. Our design adopts a single-path delay feedback style as the proposed hardware architecture. To

eliminate the read-only memories (ROM's) used to store the twiddle factors, the proposed architecture applies a reconfigurable complex multiplier and bit-parallel multipliers to achieve a ROM-less FFT/IFFT processor, thus consuming lower power than the existing works. The design spends about 33.6K gates, and its power consumption is about 9.8mW at 20MHz.

This result shows that our design owns lower hardware cost and power consumption compared to the existing ones.

III. PROBLEM DEFINITION

- For various point DFT calculations different FFT programs have to be developed. We are looking forward to design a programmable FFT-IFFT processor which will choose the required point FFT as per the applications.
- Conventional methods of calculating DFT consumes more power which in turn dissipates in the form of heat, affecting the circuitry with respect to efficiency. Hence it is required to move to methods which would lead to less power consumption.
- Bandwidth is the maximum amount of data that can travel through a 'channel'. Throughput is how much data actually does travel through the 'channel' successfully. This can be limited by different things including pipeline architecture, reducing the latency.

IV. SYSTEM MODEL

The FFT processor is one of the most complex and intensive computation module of various communication systems. However, the main constraints nowadays for such processors are execution time and lower power consumption. One of the most essential arithmetic operations used in FFTs is complex multiplication. It is often the most expensive arithmetic operation and one of the dominate factors in determining the performance in terms of speed and power consumption.

It is observed that the complex multiplier may consume more than 70% of the power in an FFT processor. Therefore, an effective design of FFT processor is vital in low-power applications. The aim here is to reduce the multiplication complexity and develop architecture for use in OFDM based communication system.

One method proposed in this study to reduce the complexity is to replace the complex multiplication with less expensive real and constant multiplications. We applied this method to an efficient FFT 64-2048 point based on 4-point module.



V. BLOCK DIAGRAM

Figure 1.The proposed Programmable FFT/IFFFT Processor



VI. HARDWARE IMPLEMENTATION OF THE MODEL

Figure 2. Hardware Connection



目前:1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	120	3 3 3 3 3 4 P 2 P 2	1 9								
+D8	0	Design Overview	Milliner Proport Status (05/21/2015 - 60-48:58)								
Vec. 8 (2) determine ○ (2) devices Herechy (2) holow 49,00 = 0 wholew 49,00 = (2) whole 49,00 = (2) whole 49,00	a	Otherson Mindu (or Biostan Mind	Project für Pulsa ann		Parser Empire			No Draw			
	2		Hodule Name:	Withs		Implementation States		Programming. ²		File Severated	
			Target Device:	+c3x300e-49g120		• Errors			No Brons		
	Ø		Product Version:	THE 13-1	THE 13.1		Warnings Routing Results Tuning Constraints:			1. Service (Rines) 42 Serves Completely Routed	
	111 111 111		Design Goat	Delancel		+ Route					
			Design Strategy:	Tiles Default Let	Tiles Defait Scholed						
			Environment:	Summ Setting	Summ Setting		+ Fiscal Taning Score:		0 (Times Savat)		
	-		Tanco Andreas								
			Device Utilization Summary							1	
			Logic Utilization		Used	Avuilable	100	lipation	Set	r(s)	-
			Number of + input LUTs			11	9.312		2%		
	8		Number of eccapied Skins		32		4,635		1%		
			Number of Sloes containing only relate	d'loge:	32	対			100%		
			Number of Sices containing unrelated in	opc	0		22		2%		
			Total Number of Avput LUTE		64	9,212		1%			
			Number of bonded 2005		324		222 +49		+1%		
			Number of MARTIN INSIS		14		25		3%		
to Processes Running		Post Synthesis Simulation Me.	Average Pankut of Non-Clock Nets		1.75						
esses AllBour		Peor Trepater Smulterine Mac. Peor Map Ratic Training Report Peor Map Smulterine Markel R. Peor Piece and Bouts Smulter. Biol Meant Design Preparitie Treater Manage Filturing									
Every Surroup Report Every Surroup					Performance Semmary						
			Final Timing Score:	0.5etus 0	0.5etup: 0. Hokt 0)		mout Oute:	Privat Report		1	
	1 2		Routing Results:	#Sanits	Completely Routed	Clock Data:				P	
	Pe		Taning Constraints:								
	0#	fional Design Summary Contents									_
		Show Failing Constraints	Provide Linear		Detailed Reports		I ANNO 1				
		E Show Harmings Show Erran	Report Rame	Status	Generated	-	Emors .	Marmings		Infes	_
			Read and Distance	Connect	Take Price 21 001-07 52 2010	-	0	1 marrow 11 ter	8		_
	1		Lanaber Hands	Current	Tan Play 21 02:47/22 2019		0			These Based	
			Concentration Proved	Commit			0	a a		A ACTIVE DATABASE	
			The line to the second	Const	Ten May 21 00147-40 2010	21 03-48-10 2015				A REAL PROPERTY.	
			Frank 212 State Taxing Rangel	Cut of Date	The May 2100-40 of 2019		Ψ	LINEDGLICEDU		A PTR (A TRO	
			Story Board	Darent	Tue New 21 00-49 37 2010		¢.	0		10	
	100		(manufactor)	and an an	The set of the set of the	er i la		1.		19	_
ad besta (C) use (C) recease	1254	TTTT T	-	<u>E</u> De	sign Summary (Programming File Gen	ented)					
	211-110										-
se "Create Schematic Symbol" completed succes	dully	waw.fffffour.sym									

Figure 3. Design summary of 4 point FFT.

A JOURNAL OF COMPOSITION THEORY

The following figure shows the Design Summary of 4-point FFT, where we can note that the number of logic slice registers usage is 100%.



Figure 4. FFT simulation result

VIII.CONCLUSION

A novel 64-point and up to 2048-point FFT/IFFT architecture for high-speed wireless systems based on OFDM transmission has been presented. This architecture is based on a decomposition of the 64-point FFT in to two 32-point. It exhibits numerous attractive features from a VLSI point of view, which include regularity, modularity, simple wiring, and high throughput. A new low-power high-performance 64-point FFT/IFFT chip for wireless applications has been successfully designed based on the architecture described. The new design is deemed to result in a considerable reduction in cost, size, and power dissipation for the existing wireless systems.

We used 32- multipliers so that 32 multiplications are done at a single clock cycle, the operation becomes fast and we can get the output with lesser delay. And we used 128 add/subtract so that the area required for implementing the design.

The power, timing and area report are generated for FFT/IFFT processor using the Design Compiler (SYNOPSIS) tool and also an ASIC synthesis has been done for the complete system.

IX. FUTURE SCOPE

As it is discussed that the 2, 8-point FFT's combined to build the 16-point FFT in the same way we can design 64-point FFT by combining 2, 32-point FFT's.

This process can be used to build any number of FFT by using 2 blocks; for ex: 128-point FFT can be built by 2, 64-point FFT"s, 256-point FFT by 2, 128-point FFT"s and so on.

Some recommendations are suggested to overcome the problem encountered during development of this project. First is to use higher fixes point representation for point value representation. Floating point format also can be considered as the solution to reduce error number representation especially for twiddle factor value which is 0.7071. Although floating point consume processing time and output latency, but it is an excellence method to overcome accuracy problem.

In the same way we can use CORDIC Algorithm to implement the Complex Multiplier so that further power will be reduced.

X. REFERENCES

- 1. B.M. Bass, "A Low-Power High-Performance, 1024-Point FFT Processor," IEEEJ of Solid-state Circuit. vol. 34 no. 3, pp. 380-387, Mar 1999.
- 2. S. He and M. Torkelson, "Design and Implementation of a 1024- Point Pipeline FFT Processor," Custom Integrated Circuits Conference, Processing of the IEEE, May 1998, pp. 131-134.
- 3. Trio Adiono and RellaMareta. Low latency parallel-pipelined configurable fft-ifft 128/256/512/1024/2048 for lte. In Intelligent and Advanced Systems (ICIAS), 2012 4th International Conference on, volume 2, pages 768–773. IEEE, 2012.
- 4. Chu yu, Mao-Hsu Yen " A Low power 64-point FFT/IFFT Processor for OFDM Applications" IEEE Transactions on Consumer Electronics, Vol. 57, Feb 2011
- Jinjiang Yang, Dongming Zhang, Yu Gong, Bo Liu "A Novel Design of Pipeline MDC-FFT Processor Based on Various Memory Access Mechanism" 2016 International Conference on Cyber-Enabled Distributed Computing and Knowledge Discovery 978-1-5090-5154-0/16 \$31.00 © 2016 IEEE.
- 6. Padma Prasad Boopal, Mario Garrido, and Oscar Gustafsson. A reconfigurable FFT architecture for variable-length and multistreaming OFDM standards. In 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), pages 2066–2070. IEEE, 2013.
- KamathamHarikrishna, T Rama Rao, and Valadimir A Labay. An FFT approach for efficient OFDM communication systems. In Signal Acquisition and Processing, 2010. ICSAP'10. International Conference on, pages 117–119. IEEE, 2010.
- 8. Chu yu, Mao-Hsu Yen " A Low power 64-point FFT/IFFT Processor for OFDM Applications" IEEE Transactions on Consumer Electronics, Vol. 57, Feb 2011.
- 9. Jianing Su, Zhenghao Lu, "Low cost VLSI design of a flexible FFT processor", IEEE Proceedings, April 2010.
- 10. He Jing, Ma Lanjaun, Xu Xinyu, "A Configurable FFT Processor", IEEE proceeding 2010.