

	S J P N Trust's		ECE Dept.
	Hirasugar Institute of Technology, Nidasoshi.		IIIC, ISTE
	<i>Inculcating Values, Promoting Prosperity</i>		Workshop
	Approved by AICTE, New Delhi Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi. Recognized Under Section 2(f) of UGC ACT, 1956		2018-19 (Even)


Date: 06/02/2019

Notice

It is hereby informed that “**Workshop on PCB Designing**” is arranged on 22nd, 23rd & 24th February 2019 by Mr. Tulsidas Salunke, Electrosal Hi Tech Pvt. Ltd. in HIT campus. The interested students are informed to register their name towards Prof. Shreevijay Ittannavar, ISTE coordinator.

Course Fee: Rs 300/- per participants.


IIIC Convener


ISTE Coordinator


ECSA Coordinator


HCD
Electronics & Comm. Engg. Dept.
HST NIDASOSHI

	S J P N Trust's		ECE Dept.
	Hirasugar Institute of Technology, Nidasoshi.		IIIC, ECSA
	<i>Inculcating Values, Promoting Prosperity</i>		Workshop
	Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi. Accredited at "A" Grade by NAAC and Recognized Under section 2(f) of UGC		2018-19(Even)

“PCB Designing and Testing “
In association with
Electrosal Hi Tech Pvt.Ltd.Nipani

Outcomes of the Workshop:

Students will be able to:

- Use software tool for PCB Design.
- Develop circuit schematic and PCB layout.
- Fabrication of PCB like printing, etching, drilling, component mounting and soldering. Intro
- Generate Gerber File.
- Do hobby projects.

Syllabus:

Unit 1: Introduction to Eagle PCB tool, A simple example: Schematic entry to PCB layout, Schematic Entry in detail: Creating custom components, importing standard libraries, Tools for creating components, Generating Net list from schematic: Annotation schemes, Matching schematic symbols to footprints, Board layout: Importing Net list, Foot print layout and form factor, Layers of design, Single layer, multilayer designs, Manual routing, Custom Tracks and vias, track width calculation, auto routing, outline routing tools, generating custom routes. (6 Hours)

Unit 2:

Assignments for students to generate PCB layout for simple circuit. (5 Hours)

Unit 3:

PCB Fabrication: Quick Presentation on PCB fabrication, Printing on photo paper, etching, drilling, component mounting, soldering and testing. (7 Hours)

Unit 4:


Masking, silkscreen, Gerber file generation : Finalizing the design, Gerber file format for different layers, appending multiple boards. (6 Hours)


Unit 5 :


Designing simple PCB. (Hands on session 6 Hours)


IIIC
Convener


ISTE
Coordinator


ECSA
Coordinator


HOD
Electronics & Commn. Engg. Dept.
HSIT NIDASOSHI



S J P N Trust's

Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, New Delhi Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

Recognized Under Section 2(f) of UGC ACT, 1956

ECE Dept.

IIIC, ISTE

Workshop

2018-19 (Even)

Registration Sheet

Sl. No.	Name of Student	Department	Sign
1.	Sangeeta Ragha -	ECE	[Signature]
2.	Sapna Vegappagui -	ECE	[Signature]
3.	DShwini Kori	ECE	[Signature]
4.	Aspita Bhajantri -	ECE	[Signature]
5.	Veena Pagi -	ECE	[Signature]
6.	Susekha Hubballi -	ECE	[Signature]
7.	D.Shwalya Pagi -	ECE	[Signature]
8.	Vinit Kanthi -	ECE	[Signature]
9.	Amogh Daddi -	ECE	[Signature]
10.	Vinayak Tupparoddi -	ECE	[Signature]
11.	Avinash Sunthe -	ECE	[Signature]
12.	Veda Magenavas -	ECE	[Signature]
13.	Xrvaishali Muchandi -	ECE	[Signature]
14.	Shruti Muchadunde -	ECE	[Signature]
15.	Shraddha Muchadunde -	ECE	[Signature]
16.	Nityashree Pagi -	ECE	[Signature]
17.	Pragya Telagade -	ECE	[Signature]
18.	Preeti Masodage -	ECE	[Signature]
19.	Nikhita Mane -	ECE	[Signature]
20.	Nisarga Bagarkar -	ECE	[Signature]
21.	Pranjana Maradi -	ECE	[Signature]
22.	Sneha Bannuri -	ECE	[Signature]
23.	Pavitra Ranganggi -	ECE	[Signature]
24.	Danamma, I, Nadi -	ECE	[Signature]
25.	Meenakshi, Bpatil -	ECE	[Signature]
26.	Kiran D. Kelaginamuni -	ECE	[Signature]
27.	Akshata C. Shivannavar -	ECE	[Signature]
28.	Pratima S. Tugalakur -	ECE	[Signature]
29.	Snehal S. Gurav -	ECE	[Signature]
30.	Laxmi Pagi -	ECE	[Signature]
31.	Shivan; U Kanekar -	ECE	[Signature]
32.	M. D. Tanveer S. SHAIKH -	ECE	[Signature]
33.	Supriya Kulkarni -	ECE	[Signature]
34.	Swita Harodiwade -	ECE	[Signature]
35.	Soumya M. Metagudli -	ECE	[Signature]
36.	DALAWAT LAXMI DUNDAPA -	ECE	[Signature]
37.	Abhishek S. M -	ECE	[Signature]
38.	Mallikarjun S. P -	ECE	[Signature]
39.	Adarsh P. Madihalli -	ECE	[Signature]
40.	Praveenkumar Anlad -	ECE	[Signature]
41.	Pavitra S. Ranjanagi -	ECE	[Signature]
42.			

IIIC Convener

ISTE Coordinator

ECSA Coordinator

Nidasoshi-591 236, Taq: Hukkeri, Dist: Belagavi, Karnataka, India.

Phone: +91-8333-278887, Fax: 278886, Web: www.hsit.ac.in, E-mail: principal@hsit.ac.in

Page No.

Date: 01/03/2019

Event: Workshop on PCB Designing & Testing.

Topic: PCB design & Testing.

Resource Person: Mr. Tukade Salunkhe

Electrosol Hi Tech Pvt. Ltd. Nipani

Audience: 4th sem & 6th sem students.

Date: 01/03/2019 to 08/03/2019. Time: 8:00 am to 6:00 pm.

Venue: 4th sem class room (D 211) & Microprocessor lab (D 304 & LSC & communication lab D 305)

Sr No.	Name of students	USN	sgn.
01	Abhishek Mangondkar	2HN17EC001	Abhishek
02	Adarsh Kaddihalli	2HN17EC002	Adarsh
03	Aishwarya Pagi	2HN17EC003	
04	Akshaya Shivannavar	2HN17EC004	AKS
05	Amogh Daddi	2HN17EC005	AD
06	Arpita Bhasani	2HN17EC006	
07	Ashwin: Kori	2HN17EC007	Ashwin
08	Avinash Surtte	2HN17EC008	AS
09	Danamma Nethi	2HN17EC009	Danamma
10	Kisan Kelgikamani	2HN17EC010	Kisan
11	Laxmi Pagi	2HN17EC011	Laxmi
12	Mallikarjun Patodi	2HN17EC012	
13	Meenakshi Pagi	2HN17EC013	Meenakshi
14	Nikhita Tane	2HN17EC014	Nikhita
15	Nisarga Bagalkot	2HN17EC015	Nisarga
16	Nityashree Pagi	2HN17EC016	Nityashree
17	Pavitra Dananasi	2HN17EC017	Pavitra

Sr No	Name of Students	USN	Sign	
19	Praveenjumar Aliyad	2HN17EC020	<u>Praveenjumar</u>	
20	Preeti Nagodage	2HN17EC021	<u>Preeti</u>	
21	Prityanka Telgode	2HN17EC022	<u>Prityanka</u>	
22	Sangeeta Ragna	2HN17EC023	<u>Sangeeta</u>	
23	Sapna Yegappa	2HN17EC024	<u>Sapna</u>	
24	Shivani Kanekar	2HN17EC025	<u>Shivani</u>	
25	Shraddha Murdunde	2HN17EC026		
26	Shruti Murdunde	2HN17EC027		
27	Sneha Bannuri	2HN17EC028	<u>Sneha</u>	
28	Snehal Chav	2HN17EC029	<u>Snehal</u>	
29	Swati Hindrade	2HN17EC030	<u>Swati</u>	Sr No.
30	Supriya Kulkarni	2HN17EC031	<u>Supriya</u>	1.
31	Surekha Hubballi	2HN17EC032	<u>Surekha</u>	2
32	Vaishali Muchand	2HN17EC033	<u>Vaishali</u>	3
33	Veda Jagannathan	2HN17EC034	<u>Veda</u>	4.
34	Veena Puri	2HN17EC035		5.
35	Vinayak Puppawati	2HN17EC037		6
36	Vinit Katti	2HN17EC038		7
37	Mohamed Shaikh	2HN18EC400	<u>Mohamed</u>	8.
38	Poornima Jyulkar	2HN18EC401	<u>Poornima</u>	9.
39	Deleewi Lani	2HN18EC013	<u>Deleewi</u>	10
40	Soumya Metagudi	2HN18EC034	<u>Soumya</u>	11.
41	Abhishek Bhadarkar	2HN18EC081		12.

13.

14.

15

16


17.

18

19.

20

21.



S.J.P.N. Trust's

HIRASUGAR INSTITUTE OF TECHNOLOGY

NIDASOSHI-591236

(Approved by A.I.C.T.E., New Delhi and Affiliated to VTU, Belagavi, Karnataka)
Accredited at 'A' Grade by NAAC & Recognized Under Section 2 (f) of U.G.C. Act. 1956


Department of Electronics and Communication Engineering
In Association with ECSA, IIC & ISTE Student Chapter


Three Day's Workshop On


"PCB Design & Testing"

Certificate

This is to certify that Mr./Miss Nityashree P. Patil
of 4th Sem ECE Dept. HIT Nidasoshi has actively
participated three days' workshop on "PCB Design & Testing" Conducted by Electrosal HiTech
Pvt. Ltd. Nippani on 1st to 3rd March 2019 at Hirasugar Institute of Technology, Nidasoshi.


Mr. T D Salunkhe
CEO Electrosal Pvt. Ltd. Nippani


Dr. V G Kasabegoudar
HOD


Dr. S C Kamate
Principal



QUESTIONS

RESPONSES 43

Section 1 of 2



"Impact Analysis of Workshop on PCB

Form description

Email address *

Valid email address

This form is collecting email addresses. [Change settings](#)After section 1 [Continue to next section](#)

Section 2 of 2



" "Impact Analysis of Workshop on PCB Design.

Description (optional)

Test on "PCB Design and Testing" Workshop




Marks: 10

Time: 20 Minutes

(Tick the Right Answers for the Multiple Choice Questions)

Description (optional)

1) What is the file extension for schematic file? *



01/2/2019 PCB Design of worksheet impact analysis - Google Forms

B) .brl

C) .sch

D) .scl

2) Which tool is used to Change the track in board file? *

A) Ratsnet

B) Move

c) Delet

D) Ripup

3) Which option is need to select for change the width unit (from inch to * mm) in board file.

A) Grid

B) CAM

C) Ratsnet

D) Group

4) Which tool is used for make a Gerber file? *


A) Grid

B) CAM

C) Ratsnet

D) Ripup

☐ Add option or ADD "OTHER"



Required





9) Which chemical used for etching process. *

- ☐ A) Ferric chloride
- ☐ B) Zinc chloride
- ☐ C) Ferrous acid
- ☐ D) Sulfuric Acid.

10) is used for connection between bottom layer and top layer. *

- ☐ A) Drill
- ☐ B) Route
- ☐ C) Pth
- ☐ D) Soldering



- 29
- ☐ A) Removal of heat
 - ☐ B) Keeping wires outside easily.
 - ☐ C) Reduction of path length
 - ☐ D) All of the above

6) How Do You Verify Schematic Symbols Or Footprints? *

- ☐ 1) Cross verify with datasheets
- ☐ 2) print footprints and match with actual devices
- ☐ 3) BOTH 1 & 2
- ☐ 4) NONE

7) What Is Need for a PCB? *

- ☐ 1) Designs on bread boards or per boards are cumbersome, to have neat placement of components without j...
- ☐ 2) It helps in providing physical stability
- ☐ 3) Overall circuit is more reliable.
- ☐ 4) All.


8) What are the inputs you need to design a PCB? *

- ☐ A) We need schematic.
- ☐ B) Components Size.
- ☐ C) Input and output signals.
- ☐ D) All.

Title of Event: Workshop on PCB Design and Testing
Number of Students: 41

3 MAR

Q. No.	Excellent(4)		Very good(3)		Good (2)		Satisfactory(1)		Poor(0)		Total score	% of attainment = (Total score/Total Students Attended)	Average Percentage attainment	Attainment Level	Mapped Pos	Mapped PSOs
Q.No.1	15	60	9	27	7	14	5	5	3	0	106	2.6				
Q.No.2	16	64	8	24	8	16	4	4	3	0	108	2.6				
Q.No.3	13	52	14	42	5	10	4	4	3	0	108	2.6				
Q.No.4	14	56	9	27	9	18	6	6	1	0	107	2.6				
Q.No.5	14	56	0	0	0	0	0	0	0	0	56	1.4				
Q.No.6	13	52	12	36	8	16	5	5	1	0	109	2.7				
Q.No.7	16	64	12	36	4	8	5	5	2	0	113	2.8				
Average												2.5	61.6	Medium = 2	1,2,5,9,10,12	2



Impact Analysis: From the above Table, three days workshop on PCB Design and Testing event mediumly attained to level 2 against mapped PO1, PO2, PO5, PO9, PO10, PO12 and PSO2.

NOTE: Substantial or high = 3, Medium = 2 and Low = 1

IIC Coordinator
 (Prof. D.M.
 Kumbhar)

NBA Coordinator

HOD
 Electronics & Comm. Engg. Dept.
 HSIT NIDASOSHI