



**FIRST INTERNAL ASSESSMENT TEST**

Sem: VIII EC  
Time: 3:00pm-4:00pm

Sub: Real time Operating systems  
Max. Marks: 25

Sub. Code: 10EC842  
Date: 07/03/2018


*Note: Answer two full questions, draw sketches wherever necessary.*

Q. No	Description of Question	Marks	CO	RBT Level
1	a Define Real time System. Write & explain a pseudocode outline of a basic event driven software service.	7	C412E.1	L1,L2
	OR			
	b With diagrams, explain all the parts in a real time service timeline with & without hardware acceleration.	7	C412E.1	L1,L2
	c With diagram explain Distributed continuous media real time services.	6	C412E.1	L1,L2
	OR			
d List & explain the following Real Time: 1) Standards 2) Extensions of POSIX 1001.1b 3) Additional Real time standards.	6	C412E.1	L1,L2	
2	a With neat sketch explain Real time embedded system resource characterization & explain the design factors that decide resource margin & guidelines for resource sizing & margin maintenance.	6	C412E.2	L1,L2,L3
	OR			
	b Explain the following with graphs & example: i) Hard real time system ii) Isochronal real time system (Soft) iii) soft real time system.	6	C412E.2	L1,L2,L3
	c With example show that RM Priority assignment policy is optimal & prove that the only alternative is not optimal for the same example.	6	C412E.2	L1,L2,L3
	OR			
d Draw the resource scheduling taxonomy & explain the concept of Multiprocessor systems.	6	C412E.2	L1,L2,L3	

  
COURSE COORDINATOR

  
MODULE COORDINATOR

  
HOD




**SCHEME OF EVALUATION**

Sem : VIII		Subject : RTOS	Sub Code : 10EC 842	Date : 7/3/2018		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
1	a)	<p>Definition &amp; pseudocode outline of a basic event driven s/w service</p> <pre> void provide_service(void) {     if(initialize_service() == ERROR)         exit(FAILURE-TO-INITIALIZE);     else         in_service = TRUE;     while(in_service)     {         if(wait_for(service_request_event, timeout) != TIMEOUT)         {             read_input(input_buffer);             output_buffer = do_service(input_buffer);             write_output(output_buffer);         }         else post_timeout_error();         post_service_aliveness(serviceIDself());     } } shut_down_service();                     </pre>	2+5	C412E.1	L2	
	b)	<p>The diagrams illustrate the components of response and actuation times in an RTOS. The first diagram shows a sequence of events: Event sensed, Input latency, Context switch latency, Execution, Interference, Execution, Output latency, and Actuation completion (IO completion). The second diagram shows: Event sensed, Input complete, context switch latency, Execution specific functions, Output Processing (hardware acceleration), and Actuation completion (IO completion).</p>	2+5	C412 E.1	L2	

@





**SCHEME OF EVALUATION**

Sem : 8 <sup>th</sup>		Subject : RTOS	Sub Code : 10EC 842	Date : 7/3/2018	Marks	CO's	RBT LEVEL
Q. No.	Bit	Description					
1	c)			6	C412 E.1	L2	
	d)	<p>IEEE Std 2003.1b-2000; Extensions 1003.1b          IEEE Std 1003.13-1998; • Priority Scheduling          IEEE Std 1003.16-1993; • Real Time Signals          IEEE Std 1003.1C-1995; • Clocks &amp; Timers          IEEE Std 1003.1d-1999; • Semaphores          IEEE Std 1003.1j-2000; • Message passing          IEEE Std 1003.1q-2000; • Shared Memory          • Asynchronous &amp; Synchronous I/O          • Memory locking</p> <p>Additional Real Time Standards:          • DO-178B          • JSR-1          • object Management Group RT CORBA 1.0          • IETF, RTP, RTCP          • IETF RTSP          • ARINC-653</p>		6	C412 E.2	L2	
2	a)			6	C412 E.2	L3	

Staff-in-Charge

Module Coordinator

HOD



**SCHEME OF EVALUATION**


Sem : 8 <sup>th</sup>		Subject : RTOS	Sub Code : 10EC 842	Date : 7/3/2018		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
2	6	<ul style="list-style-type: none"> <li>• System cost</li> <li>• Reliability reqd</li> <li>• Availability reqd</li> <li>• Risk of oversubscribing resources</li> <li>• Impact of oversubscription</li> </ul> <p>Guidelines for resource sizing &amp; margin maintenance</p> <ul style="list-style-type: none"> <li>• CPU</li> <li>• I/O</li> <li>• Memory</li> </ul>	6	C412 E.2	L3	
2	6	<p>1) Hard RTOS</p> <p>2) Isochronous</p> <p>3) Diminishing utility after deadline</p>	6	C412 E.2	L3	

Staff-In-Charge

Module Coordinator

HOD





**SCHEME OF EVALUATION**

Sem : 8 <sup>th</sup>	Subject : RTOS	Sub Code : 10EC 842	Date : 7/3/18	Marks	CO's	RBT LEVEL
2	c)	<p><math>s_1</math> misses Deadline if <math>prio(s_1) &gt; prio(s_2)</math></p> <p>Eq: RM priority assignment policy</p> <p>Non optimal priority assignment policy</p>	6	C412 E.2	L3	
2	d)		6	C412 E.2	L3	



**SECOND INTERNAL ASSESSMENT TEST**

Sem: VIII EC

Sub: Real time Operating systems

Sub. Code: 10EC842

Time: 3:00pm-4:00pm

Max. Marks: 25

Date: 12/04/2018

**Note: Answer two full questions, draw sketches wherever necessary.**

Q. No	Description of Question	Marks	CO	RBT Level
1	a Define RM LUB. Explain preemptive fixed-priority policy taking the example of two services.	7	C412.3	L2
	OR			
	b i) What is feasibility? Explain Sufficient & N & S feasibility tests & draw the diagram of Relationship between Sufficient & N & S feasibility tests.	7	C412.3	L3
	ii) Determine the equation of utility in case of RM LUB for the case: C1 short enough to fit all three releases in T2 with diagram.			
	c With equations describe Scheduling Point & Completion time test. Explain Deadline Monotonic Policy & find the equation for the partial interference.	6	C412.3	L3
	OR			
d With diagrams explain RM Policy overload scenario & EDF Policy cascading failure overload scenario.	6	C412.3	L2	
2	a What is blocking? Explain with neat figure the concept of Deadlock & Livelock.	6	C412.4	L2
	OR			
	b i) Define Priority inversion. What causes unbounded priority inversion?	6	C412.4	L2
	ii) With equation explain the concept of Power management & Processor Clock modulation.			
	c Explain how missed deadlines can be handled in case of Soft Real Time Services.	6	C412.4	L2
	OR			
d What is QOS explain? Explain the concept of Mixed Hard & Soft real time services.	6	C412.4	L2	

  
Course Coordinator

  
Module Coordinator

  
HOD





SCHEME OF EVALUATION IA -

Page No : /

SEM:	SUBJECT:	SUBJECT CODE:	DATE:	
Q.No.	Bits	DESCRIPTION	Marks	CO's
1	a)	<p>RM LUB is defined as</p> $U = \sum_{i=1}^m \left( \frac{C_i}{T_i} \right) \leq m \left( 2^{\frac{1}{m}} - 1 \right)$ <p><math>U = \frac{1}{2} + \frac{1}{5} = 0.7</math></p> <p><math>U = 0.7 \leq 2 \left( 2^{\frac{1}{2}} - 1 \right) \leq 0.83</math></p> <p>All services might be requested at the same time - critical instant</p>	3+4	C412.3 L2
	b)	<p>Feasibility test provides a binary result that indicates whether a set of services (threads or tasks) can be scheduled given their <math>C_i, T_i</math> &amp; <math>D_i</math> specification. I/p is an array of service identifiers (<math>s_i</math>) &amp; specifications for each, &amp; the O/p is TRUE if the set can be safely scheduled so that none of the deadlines will be missed &amp; FALSE if any one of the deadlines might be missed.</p> <p><u>Sufficient</u>: will always fail a service set that is not real time safe. will also fail a service set that is real time occasionally as well. are not precise.</p> <p><u>N&amp;S feasibility tests</u>: will not pass a service set that is unsafe &amp; likewise will not fail any test that is safe.</p>	2+5	C412.3 L3

Course Coordinator

Module Coordinator

HOD





## SCHEME OF EVALUATION IA -

Page No: /

SEM:	SUBJECT:	SUBJECT CODE:	DATE:	
Q.No.	Bits	DESCRIPTION	Marks	CO's
ii)	Eq-1 $C_1 \leq T_2 - T_1 \left[ \frac{T_2}{T_1} \right]$ Eq-2 $C_2 = T_2 - C_1 \left[ \frac{T_2}{T_1} \right]$ Eq-3 $U = \frac{C_1}{T_1} + \frac{C_2}{T_2}$	<p>All service sets safe &amp; unsafe</p> <p>safe service set passing sufficient test.</p> <p><math>C \cdot I</math></p> <p><math>U = \frac{C_1}{T_1} + \frac{C_2}{T_2} = 1 + C_1 \left[ \frac{1}{T_1} - \frac{\left[ \frac{T_2}{T_1} \right]}{T_2} \right]</math></p>	3+3	C412. 3 L3
c)	scheduling point Test: $\forall i, 1 \leq i \leq n, \min_{j=1}^i C_j \left[ \frac{(l) T_k}{T_j} \right] \leq (l) T_k$ $(k, l) \in R_i$ $R_i = \left\{ (k, l) \mid 1 \leq k \leq i, l=1, \dots, \left[ \frac{T_i}{T_k} \right] \right\}$	<p>DM policy: Is very similar to RM except that higher priority is assigned to the service with the shortest deadline.</p> <ul style="list-style-type: none"> <li>DM policy is a fixed priority policy.</li> <li>Eliminates original assumption that service period must equal service deadline &amp; allows RM theory to be applied for scenarios even when deadline is less than period.</li> <li>Useful for dealing with significant delay.</li> <li><math>D_i</math> &amp; <math>T_i</math> differ only by a constant value.</li> </ul> <p>sufficient feasibility tests: <math>\forall i: 1 \leq i \leq n : \frac{C_i}{D_i} + \frac{T_i}{D_i} \leq 1.0</math></p>		






**SCHEME OF EVALUATION**

Sem :	Subject :	Sub Code :	Date :		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL
1	a)	$I_i = \sum_{j=1}^{i-1} \left[ \left[ \frac{D_i - D_j}{T_j} \right] + 1 \right] G_j + \left[ \left[ \frac{D_i}{T_j} \right] - \left[ \frac{D_i - D_j}{T_j} \right] + 1 \right] \times \text{Min} \left[ G_j, D_j - \left[ \frac{D_j}{T_j} \right] T_j \right]$ <p>completion Time test:-  <math display="block">a_n(t) = \sum_{j=1}^n \left[ \frac{t}{T_j} \right] G_j</math></p> <p>RM policy overload scenario  EDF policy cascading failure overload scenario</p> <p>Scenario <math>S_i = \text{over-running}</math>  <math>Pri0(S_{i-n}) &lt; Pri0(S_i)</math>  Terminate <math>S_i</math> over-run</p> <p>Scenario <math>S_i = \text{over-running}</math>  <math>Pri0(S_{i-n}) &lt; Pri0(S_{i-1})</math>  Terminate <math>S_i</math> over-run</p> <p>Scenario <math>S_i = \text{over-running}</math>  <math>Pri0(S_{i-2-n}) &lt; Pri0(S_{i-2})</math>  Terminate <math>S_i</math> over-run</p>	3+3	C4I2.3	L2 C4I2.3
2	a)	<p><u>Blocking</u>:- occurs any time a service can be dispatched by the CPU, but isn't b'coz it is lacking some other resource such as access to a shared memory critical section or access to a bus. when blocking has a known latency it could simply be added into response time, accounted for &amp; therefore, would not affect RM analysis. unbounded blocking</p>	2+4	C4I2.4	L2





**SCHEME OF EVALUATION**


Sem :		Subject :		Sub Code :		Date :		
Q. No.	Bit	Description		Marks	CO's	RBT LEVEL		
2	b)	<p>is of bigger concern.</p> <p>priority inversion is simply defined as any time that a high priority service has to wait while a lower priority service runs.</p> <p>Three conditions are necessary for unbounded inversion.</p> <ul style="list-style-type: none"> <li>• Three or more services with unique priority in the system - High (H), Medium (M), Low (L), priority sets of services.</li> <li>• At least two services of diff priority share a resource with mutex protection - one or more high &amp; one or more low involved.</li> <li>• one or more services not involved in the mutex has priority betw the two involved in the mutex.</li> </ul>		3+3	3- C412 .4	L2		
2	c)	<p>ii) Power Management &amp; processor clock Modulation:</p> <p><math>P_{average} = P_{switching} + P_{short-ckt} + P_{leakage}</math></p> <p><math>P_{switching} = (S_{prob})(C_L)(V_{supply})^2(f_{clk})</math> - due to capacitor charge/discharge for switching</p> <p><math>P_{short-ckt} = t(S_{prob})(V_{supply})(I_{short})</math> - due to current flow when gates switch.</p> <p>Missed deadlines can be handled in a number of ways.</p> <ul style="list-style-type: none"> <li>• Termination of the over-running service as soon as the deadline is passed.</li> <li>• Allowing an over-running service to continue running past a deadline</li> </ul>		1+1 +1	C412 .4	L2		

Staff-In-Charge

Module Coordinator

HOD





S J P N Trust's

# Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

ECE Dept.

Exam.

Scheme

Even Sem  
(2017-18)

Page No. /

## SCHEME OF EVALUATION IA-


Sem :		Subject :	Sub Code :	Date :		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
		<p><u>Deadlock &amp; Livelock</u></p> <pre> graph TD     S1((Service-1 Holds Resource A))     S2((Service-2 Holds Resource B))     S3((Service-3 Holds Resource C))     S1 -- "Service-1 Requests Resource B" --&gt; S2     S2 -- "Service-2 Requests Resource C" --&gt; S3     S3 -- "Service-3 Requests Resource A" --&gt; S1           </pre> <p>Service <math>S_1</math> needs resources A &amp; C, Service <math>S_2</math> needs B &amp; C. If <math>S_1</math> acquires A, then <math>S_2</math> acquires B <math>S_3</math> acquires C followed by requests by each for their other required resource a circular wait evolves. circular wait also known as deadly embrace, causes indefinite deadlock, No progress can be made by services 1, 2 or 3 unless resources held by each are released. Deadlock can be prevented by making sure the circular wait scenario is impossible. when deadlock is detected &amp; services are restarted, they could simply reenter the deadlock over &amp; livelock. This variant is called &amp; also prevents progress completely despite detection &amp; breaking of the deadlock</p>				4/12/3

Staff-In-Charge

Module Coordinator

HOD





S J P N Trust's

Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

ECE Dept.

Exam.

Scheme

Even Sem  
(2017-18)

Page No. /

**SCHEME OF EVALUATION IA-**

Sem :		Subject :	Sub Code :	Date :		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
		<p><u>Deadlock &amp; Livelock</u></p> <p>Service <math>S_1</math> needs resources A &amp; C,            Service <math>S_2</math> needs B &amp; C.            If <math>S_1</math> acquires A, then <math>S_2</math> acquires B  <math>S_3</math> acquires C followed by requests            by each for their other required resource            a circular wait evolves.            circular wait also known as deadly            embrace, causes indefinite deadlock.            No progress can be made by services            1, 2 or 3 unless resources held by each            are released.            Deadlock can be prevented by making            sure the circular wait scenario            is impossible.            when deadlock is detected &amp;            services are restarted, they could            simply reenter the deadlock over &amp;            livelock. This variant is called            livelock &amp; also prevents progress completely despite            detection &amp; breaking            of the deadlock</p>			C4 2.3	

Staff-In-Charge

Module Coordinator

HOD





S J P N Trust's  
**Hirasugar Institute of Technology, Nidasoshi.**

"Inculcating Values, Promoting Prosperity"  
Approved by AICTE and Affiliated to VTU Belagavi.

EC Department  
Academic  
Internal Assessment  
2017-18 (Even)

**THIRD INTERNAL ASSESSMENT TEST**

Sem: VIII

Sub: Real time Operating systems

Sub. Code: 10EC842

Time: 3:00pm-4:00pm

Max. Marks: 25

Date: 19/05/2018

**Note: Answer two full questions, draw sketches wherever necessary.**


Q. No	Description of Question	Marks	CO	RBT Level
1	a Define boot code & explain. With diagram explain device firmware interface. List the Operating system services.	7	C412.5	L2
	<b>OR</b>			
	b With neat diagrams explain the concept of communicating & synchronized applications.	7	C412.5	L3
	c List the different levels of debugging. Explain Test Access ports.	6	C412.5	L3
	<b>OR</b>			
d Describe the concept of power on self Test & Diagnostics.	6	C412.5	L3	
2	a Explain the basic concepts of Drill Down Tuning. With diagram explain hotspot drill down concept.	6	C412.6	L2
	<b>OR</b>			
	b List the basic methods for building performance monitoring into Hardware & explain the concept.	6	C412.6	L2
	c What are the basic methods for building performance monitoring into software capability into a system and explain the concept	6	C412.6	L2
	<b>OR</b>			
d I) Explain the following: i) Path Length ii) Efficiency iii) Calling Frequency II) Write a simple code to compute Fibonacci sequence.	6	C412.6	L2	

  
Course Coordinator

  
Module Coordinator

  
HOD








SCHEME OF EVALUATION

Sem : VIII		Subject : Real Time operating systems	Sub Code : 10EC 842	Date : 19/05/2018
Q. No.	Bit	Description	Marks	CO's
1	a)	<p>code or s/w that runs out of a non-volatile device to make hardware resources available for rest of application s/w.</p> <p>Explanation of Bsp:- Firmware has initialized &amp; made available all on-board resources for a processor complex to s/w applications.</p> <div data-bbox="292 806 1169 1500" data-label="Diagram"> <pre> graph TD     Apps[Applications] --&gt; RB1[Ring-Buffer]     RB1 --&gt; HW[Hardware Device]     HW --&gt; RB2[Ring-Buffer]     RB2 --&gt; Apps     subgraph Logic         RB1 -- "If Ring-Buffer Full then {send-Take or EAGAIN} else process &amp; Return" --&gt; RB1         RB2 -- "If Ring-Buffer Empty then {send-Take or EAGAIN} else process &amp; Return" --&gt; RB2     end     HW -- "ISR" --&gt; RB2     </pre> </div> <p>o.s services: Fundamental &amp; Extended Services List.</p> <p><u>Fundamental Services:</u></p> <ul style="list-style-type: none"> <li>• priority preemptive scheduler for threads</li> <li>• Thread control block management</li> <li>• Inter-thread synchronization &amp; comm.</li> <li>• Basic I/O for system debug &amp; bring up.</li> <li>• ISR installation on interrupt vector</li> <li>• Transition from boot to operational state</li> <li>• Timers for delays &amp; blocked thread timeouts</li> </ul> <p>Drivers for basic H/w devices.</p>	2+2 +3	C412 .5
				RBT LEVEL L2






**SCHEME OF EVALUATION**

Sem :		Subject :	Sub Code :	Date :		
Q. No.	Bit	Description		Marks	CO's	RBT LEVEL
1	b)	 <p>To synchronize &amp; to share data or global resources</p> <p>A region of memory can be shared by two tasks &amp; updated or read in a critical section using a mutex semaphore.</p>  <p>S1 allocates message buffer in message heap</p> <p>S2 processes the message buffer data &amp; frees the buffer for re-use</p>		7	C412 -5	L3
	c)	<p>Task or process level debugging. system or kernel level debugging. processor level debugging.</p> <p><u>Test Access ports:-</u> TAP allows a JTAG to send bit patterns through the scan chain &amp; also allows the JTAG user to command a processor, single step it load registers &amp; memory, download code &amp; dump registers &amp; memory out so that commands &amp; data can be sent to the device under test.</p>		2+4	C412. 5	L3






**SCHEME OF EVALUATION**

Sem : VIII		Subject : Real Time operating sys	Sub Code : 10EC 842	Date : 19/05/18		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
1	d)	<p>Boot code can implement a series of diagnostic tests after a power on reset based on a nonvolatile configuration &amp; indicate how far it has advanced in the testing since reset thro' LEDs, tones, or a record in nonvolatile memory. process is POST-method for debugging boot failures. POST codes indicates that all interfaces are okay, but that memory tests failed, then replacing memory is likely to fix the problem → o/p on a bus to memory or an external device, so probing an external bus allows you to capture post codes &amp; diagnose problems.</p>	6	C412.5	L3	
2	a)	<p>Performance of firmware &amp; s/w must be tuned to a workload. Workload is a sequence of service requests, commands, I/O's or other quantifiable transactions that exercise the software. Characteristics of code segments that most affect performance include following</p> <ul style="list-style-type: none"> <li>• Segment path length</li> <li>• Segment execution efficiency</li> <li>• Segment calling freq</li> <li>• Execution context.</li> </ul> <p>Hot spot drill down concept</p>	6	C412.6	L2	





**SCHEME OF EVALUATION**

Sem : VIII		Subject : Real Time Operating system	Sub Code : 70EC 842	Date : 19/05/2018		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
2	b)	<p>Goal is to identify hot spots, Approach to tuning - Is to go through code from start to finish &amp; look for efficiency issues, correct them &amp; try running again!</p> <ul style="list-style-type: none"> <li>• performance event counters.</li> <li>• Execution trace post.</li> <li>• Trace register buffer.</li> <li>• cycle &amp; intervals counters for timestamping</li> </ul> <p>Tracing is advised after hotspots are located.</p> <p>Profiling supported by performance counters can not only indicate where time is spent, but also hotspots where cache is most often missed or code locations where the processor pipeline is most often stalled.</p>	6	C4,2,6	L2	
	c)	<p>Building performance monitoring into software :-</p> <p><u>Basic Methods:-</u></p> <ul style="list-style-type: none"> <li>• performance counter API</li> <li>• Direct code instrumentation to sample cycle &amp; event counters for trace.</li> <li>• steady-state asynchronous sampling of counters through interrupts.</li> <li>• software event logging to memory buffer.</li> <li>• Function or block entry/exit tracing to a memory buffer.</li> </ul>	6	C4,2,6	L2	





S J P N Trust's

Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

ECE Dept.

Exam.


IA Scheme  
EvaluationEven Sem  
(2017-18)

Page. No. /

**SCHEME OF EVALUATION**

Sem : VIII		Subject : Real Time operating sys	Sub Code : 10EC 842	Date : 19/05/2018		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
2	d)	<p>path length:-</p> <p>Performance counters would be used to automate the acquisition of these metrics. When performance counters <del>are</del> <sup>aren't</sup> available, you can measure path length by hand, in two different ways.</p> <p>Ist:-&gt; By having the C compiler generate assembly code, you can then count the instructions by hand or by a word count utility.</p> <p>IInd:-&gt; If a single step debugger is available, then you can count instructions by stepping through assembly by hand.</p> <p><u>'c' code to compute Fibonacci Sequence:</u></p> <pre> typedef unsigned int UINT32; #define FIB-LIMIT-FOR-32-BIT 47  UINT32 idx=0, jdx=1; UINT32 seqcnt= FIB-LIMIT-FOR-32-BIT, itercnt=1; UINT32 fib=0, fib0=0, fib1=1; void fib-wrapper(void) { for (idx=0; idx&lt;itercnt; idx++) { fib=fib0+fib1; </pre>	6	C412. 6	L2	





S J P N Trust's

Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU - Belagavi.

ECE Dept.

Exam.

IA Scheme Evaluation

Even Sem (2017-18)

Page No. /

**SCHEME OF EVALUATION**

Sem : VIII		Subject : Real Time operating systems	Sub Code : 10EC 842	Date : 19/05/2018		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
		<pre> while (jdx % 10 != 0) {     fibo = fib1; fib1 = fib; fib = fibo + fib1;     jdx++; } } </pre>				

*[Signature]*

Staff-In-Charge

*[Signature]*

Module Coordinator

*[Signature]*

HOD