



S J P N Trust's

Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi

ECE Dept.

**VLSI
DESIGN**

VI Sem

2017-18

Department of Electronics & Communication Engg.

Course : VLSI DESIGN-15EC63.


Sem.: 6th

Course Coordinator:

Prof. S. S. Kamate

Module - 3

Scaling and Subsystem design process



Module 3

- **Scaling of MOS Circuits:** Scaling Models & Scaling Factors for Device Parameters
- **Subsystem Design Processes:** Some General considerations, An illustration of Design Processes,
- **Illustration of the Design Processes-** Regularity, Design of an ALU Subsystem, The Manchester Carry-chain and Adder Enhancement Techniques
- (5.1, 5.2, 7.1, 7.2, 8.2, 8.3, 8.4.1, 8.4.2 of TEXT 1).


Scaling of MOS Circuits:

Scaling Models & Scaling Factors for Device Parameters:


Moore's Law : Gordon Moore of Intel in 1960s has predicted regarding the rapid growth in the number of transistors.

The prediction says that number of transistors on the chip would double after every two years or 18 months


Moore's law



Comparison of Technologies



Channel Length variation



1.8.3 Comparison between CMOS, Bipolar and GaAs Technology

Sr. No.	Parameter	CMOS Technology	Bipolar Technology	GaAs Technology
1.	Static power dissipation	Low	High	Medium
2.	Input impedance	High	Low	High
3.	Noise margin	High	Medium	Low
4.	Voltage swing	High	Low	Low
5.	Operating speed	Medium	High	Very high
6.	Package density	High	Low	High
7.	Output drive current	Low	High	Low
8.	Directional capability	Bidirectional	Unidirectional	Bidirectional
9.	Suitability for switching	Ideal device	Not ideal device	Reasonable device
10.	Mask levels	12 to 16	12 to 20	6 to 10

Scaling

- The process of reducing the horizontal and vertical dimension of the transistor is called Scaling.
- The device is scaled by a factor S , This S is quantity grates than 1.
- There are two types of Scaling techniques
 1. Constant Field Scaling
 2. Constant Voltage scaling

Two scaling factors $1/\alpha$ and $1/\beta$ are used.

$1/\beta$ is the scaling factor for supply voltage and gate oxide thickness

- $1/\alpha$ scaling factor for linear dimensions both horizontal and vertical dimensions.
- For Constant Field Scaling $\beta = \alpha$
- Constant Voltage scaling $\beta = 1$

1. Gate area $A_g = LW$

2. Gate Capacitance per unit Area C_o or C_{ox}

$$C_o = \epsilon_{ox} / D$$

3. Gate Capacitance C_g

$$C_g = C_o WL$$


4. Parasitic Capacitance

$$A_x/d$$

d width of depletion region

A_x is the area of the depletion region $1/\alpha^2$

Cross-sectional view of MOSFET



Contd...

5. Carrier density in channel Q_{on}

$$Q_{on} = C_o V_{gs}$$

6. Channel Resistance R_{on}

$$R_{on} = L/W$$

7. Gate Delay T_d

$$T_d = R_{on} C_g$$

8. Max. operating Frequency

$$F_o = W/L \mu C_o V_{DD}/C_g$$

9. Saturation Current

$$I_{dss} = C_{ou}/2W/L(V_{gs} - V_t)^2$$

10. Current density J

$$J = I_{dss} / A$$

11. Switching Energy per gate

$$E_g = \frac{1}{2} c_g V_{dd}^2$$

Contd...

12. Power Dissipation per gate P_g

$$P_g = P_{gs} + P_{gd}$$

$$P_{gs} = V_{dd}^2 / R_{on}$$

$$P_{gd} = E_{gfo}$$

13. Power dissipation per unit Area

$$P_a = P_g / A_g$$

14. Power Speed Product P_T

$$P_T = P_g T_d$$

...any parameters of MOS FET devices and for the three scaling models mentioned earlier.

TABLE 9.1 Scaling effects

Parameter	Combined V and D	Constant E	Constant V
V_{DD}	Supply voltage	1/β	1
L	Channel length	1/α	1/α
W	Channel width	1/α	1/α
D	Gate oxide thickness	1/β	1/β
A_g	Gate area	1/α ²	1/α ²
C_{ox} (or C_{eq})	Gate C per unit area	β	α
C_{par}	Parasitic capacitance	β/α ²	1/α
Q_{ch}	Carrier density	1/α	1/α ²
R_{ch}	Channel resistance	1	1/α
I_{sat}	Saturation current	1	1
A_c	Conductor X-section area	1/β	1
I	Current density	1/α ²	1
V_L	Logic 1 level	α ² /β	1/α ²
E_s	Switching energy	1/β	α
P_g	Power disspn per gate	1/α ² β	1/α
H	Gates per unit area	1/β ²	1/α ²
P_a	Power disspn per unit area	α ²	1
T_d	Gate delay	α ² /β ²	α ²
f_0	Max. operating frequency	β/α ²	α ²
P_f	Power-speed product	α ² /β	1/α ²
		1/α ² β	α ²
		1/α ²	1/α ²

constant E β = α. Constant V β = 1

Queries?

