

#### S J P N Trust's

#### Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi

VLSI
DESIGN
VI Sem
2017-18

#### Department of Electronics & Communication Engg.

Course: VLSI DESIGN-15EC63.


Sem.: 6th

#### **Course Coordinator:**


Prof. S. S. Kamate

#### Module 2


# CIRCUIT DESIGN PROCESSES



#### **VLSI DESIGN FLOW**



### TOP-DOWN (STANDARD CELL) DESIGN METHODOLOGY



#### BOTTOM-UP (FULL CUSTOM) DESIGN METHODOLOGY



#### SUB-BLOCK SCHEMATIC

Transistor-level schematic drawings of the circuit blocks are created in Schematic Editor.

#### TRANSISTOR LEVEL SIMULATION

SPICE(or equivalent) simulation of circuit blocks is used to verify their functionality.

#### LAYOUT

Mask-layout of all circuit blocks are created in Layout Editor.


#### EXTRACTION

Red. : Poly layer

Actual device dimensions and parasitic parameters are determined from mask layout.

#### LAYOUT vs SCHEMATIC CHECK (LVS)


Automatic comparison of mask layout and circuit schematic.




#### POST-LAYOUT SIMULATION

Final SPICE simulation of the circuit of the circuit blocks using extracted parameters.

#### FROM MASK LAYOUT TO FABRICATED CHIP





Figs 1.34-1.35(a) Inverter Cross-Section and Top View




Fig 1.43 Stick Diagrams


- ✓ MOS designs are used for making masks for fabrication.
- ✓ MOS circuits consists of four basic layers


n-diffusion p-diffusion polysilicon metal

- ✓ Stick diagram hides lower level circuit details and electrical parameters such as current, speed and noise, but comes one step closer to actual layout.
- ✓One of the fundamental difficulties in specifying design rules is that the fabrication processes are undergoing rapid evolutionary changes.



Stick diagram are used to convey layer information through the use of color code





- VLSI design aims to translate circuit concepts onto silicon.
- stick diagrams are a means of capturing topography and layer information using simple diagrams.
- Stick diagrams convey layer information through colour codes (or monochrome encoding).
- Acts as an interface between symbolic circuit and the actual layout.

- Does show all components/vias.
- It shows relative placement of components.
- Goes one step closer to the layout
- Helps plan the layout and routing

A stick diagram is a cartoon of a layout.

- Does not show
  - Exact placement of components
  - Transistor sizes
  - Wire lengths, wire widths, tub boundaries.
  - Any other low level details such as parasitics...

- Does not show
  - Exact placement of components
  - Transistor sizes
  - Wire lengths, wire widths, tub boundaries.
  - Any other low level details such as parasitics...



### Stick Diagrams - Notations



Similarly for contacts, via, tub etc...

### Stick Diagrams – Some rules

Rule 1.

When two or more 'sticks' of the same type cross or touch each other that represents electrical contact.

## Stick Diagrams – Some rules Rule 2.

When two or more 'sticks' of different type cross or touch each other there is no electrical contact.

(If electrical contact is needed we have to show the connection explicitly).



# Stick Diagrams – Some rules Rule 3.

When a poly crosses diffusion it represents a transistor.





Note: If a contact is shown then it is **not** a transistor.


# Stick Diagrams – Some rules Rule 4.


In CMOS a demarcation line is drawn to avoid touching of p-diff with n-diff. All pMOS must lie on one side of the line and all nMOS will have to be on the other side.


### How to draw Stick Diagrams















#### Summary:

- What is stick diagram?
- Why stick diagram?
- Conventions and rules related to stick diagram.
- Drawing stick diagrams.


#### Home work:

- 1. Draw the stick diagram for two input CMOS NAND gate.
- 2. Draw the stick diagram for two input NAND gate using NMOS Logic.
- 3. Draw the stick diagram for 2:1 MUX using
  - a) Pass transistors
  - b) Transmission gates.


Drawing stick diagram is truly Fun!!. Enjoy it.




COLOR PLATE 1(a) Encodings for a simple single metal nMOS process. (See Figure 3.1(a) for nMOS monochrome encoding details.)




COLOR PLATE 1(b) Color encodings for a double metal CMOS p-well process. The same well encoding and demarcation line is used for an n-well process. For a p-well process, the n features are in the well. For an n-well process, the p features are in the well. (See Figure 3.1(b) for CMOS monochrome encoding details.)



Additional encodings for a double metal double poly. BiCMOS n-well process. The same well encoding and demarcation line as in Figure 3.1(b) is used for an n-well process. For a p-well process, the n features are in the well. (See Color plate 6 for additional BiCMOS color encoding details and setting are process.



COLOR PLATE 1(d) Color stick diagram examples. (See Figure 3.1(d) monochrome stick diagrams and simple symbolic encoding.)



COLOR PLATE 2 Example layout encodings.





FIGURE 3.1(a) Encodings for a simple metal nMOS process (see Color plate 1(a) for nMOS color encoding details).



LAYERS

MASK LAYOUT ENCODING

CIF LAYER

COLOR


STICK ENCODING

For p-well process, the n features are in the well. For an n-well process, the p features are in the well.


COLOR	STICK ENCODING		LAYERS		MASK LAYOUT ENCODING		CIF LAYER
ORANGE	MONOCHROME		Polysilicon 2		MONOCHROME		CPS
SEE COLOR PLATE 1(c)	AND THE RESERVE OF THE PERSON		Bipolar npn transistor		see Figure 3-13(f)		Not applicable
PINK	Not separately encoded		p-base of bipolar npn transistor				СВА
PALE GREEN	Not separately encoded		Buried collector of bipolar npn transistor		n-well		CCA
FEATURE FEATURE (S (MONOCHRO		ME)		FEATURE (SYMBOL) (MONOCHROME)	FEATU (MON	RE (MASK) OCHROME)	
DEMARCATIO  n-type enhancement poly. 2 transistor  S  Transistor length to width ratio L:W may be s			L:W GREEN  G G G G G G G G G G G G G G G G G G G			S D	
p-type enhar poly. 2 transi: Note: p-type	stor	DEMARCATION are placed above and	L:W LINE n-type tran	usistors bi	ORANGE elow the demarcation line.		
npn bipolar transistor					See Figurand Color		re 3-13(f) plate 6

The same well encoding and demarcation line as in Figure 3–1(b) are used for an n-well process. For a p-well process, the n features are in the well. For an n-well process, the p features are in the well.

FIGURE 3.1(c) Additional encodings for a double metal double poly. BiCMOS n-well process (see Color plates 1(c) and 6 for additional CMOS and BiCMOS color encoding details).



COLOR PLATE 1(d) Color stick diagram examples. (See Figure 3.1(d) monochrome stick diagrams and simple symbolic encoding.)



Monochrome stick diagram examples

RE 3.1(d) Stick diagrams and simple symbolic encoding (see also Color plate 1(d))





FIGURE 3.3 Examples of nMOS stick layout design style.



Note: The contact crosses in (d) should represent one  $V_{DD}$  contact for every four p-transistors and one  $V_{SS}$  contact for every four n-transistors.

FIGURE 3.5 Example of CMOS stick layout design style.

## **Design Rules and Layout**

The object of a set of design rules is to allow a ready translation of circuit design concepts, usually in stick diagram or symbolic form into actual geometry in silicon.

## The design rules basically address two issues:

- 1. The interactions between different layers.
- 2. The geometrical reproduction of features that can be reproduced by the mask-making and lithographical process.

## Lambda based Design Rules:

- The lambda based design rule specify every dimension of a system in terms of a parameter
  - λ which is subsequently assigned a value, such that the features resulting out of the design
  - are supported by the fabrication process.
- Defining lambda makes design independent of process therefore chip can be sealed to any
  - ratio that means today's design remain usable when line widths are reduced(λ) by advances
  - in future technology.
- 3. Under these rules, all dimensions in all layers will be dimensioned in  $\lambda$  units and after that  $\lambda$ 
  - is given an appropriate value acceptable to the feature size of the fabrication

fppt.comprocess




FIGURE 3.2 Stick diagrams and corresponding mask layout examples.




Figure 3–6 Design rules for wires (nMOS and CMOS)




FIGURE 3.7 Transistor design rules (nMOS, pMOS and CMOS).




FIGURE 3.8 Contacts (nMOS and CMOS).






FIGURE 3.9 Contacts polysilicon to diffusion (nMOS only in the main text).



(a) Buried contact . . . section through XX

(b) Butting contact . . . section through YY

Contact from metal 2 to n-diffusion (not using minimum spacing via to cut)



(c) Metal 2-via-metal 1-cut-n-diffusion connection . . . section through ZZ

FIGURE 3.10 Cross-sections through some contact structures.




FIGURE 3.11 Particular rules for p-well CMOS process.

p+mask minima:

Overlap of thinox

Separation to channel Separation p<sup>+</sup> to p<sup>+</sup>

Spacing from unrelated thinox

thinox

p-well must overlap

by 3λ minimum as shown.


Thinox must not cross well

all enclosed thinox


boundary.

Minimum width =  $4\lambda$ 

 $2\lambda$ 



IGURE 3.12 Further aspects of λ-based design rules for contacts, including some factors contributing to higher yield/reliability.



Otherwise polysilicon 2 must not be coincident with polysilicon 1





FIGURE 3.13(b) Transistor related design rules (Orbit 2 μm CMOS) minimum sizes and overlaps



Note. The vias must not be placed over contacts

FIGURE 3.13(c) Rules for contacts and vias (Orbit 2 μm CMOS).






FIGURE 3.13(d) Rules for n-well and  $V_{DD}$  and  $V_{SS}$  contacts (Orbit 2  $\mu m$  CMOS).




Other rules and encodings: Via overlap of pad 2 µm. Pad to active separation 20 µm min. Color encoding for overglass mask . . . Gray

FIGURE 3.13(e) Rules for pad and overglass geometry (Orbit 2 μm CMOS).



Note: For clarity, the layers have not been drawn transparent but BCCD underlies the entire area and the p-base underlies all within its boundary.



Cross-section through npn transistor (Orbit 2 µm BiCMOS)

FIGURE 3.13(f) Special rules for BiCMOS transistors (Orbit 2 μm CMOS).




FIGURE 3.14 Stick diagram and layout for nMOS shift register cell.




FIGURE 3.15 Two-way selector with enable.




FIGURE 3.16 Two I/P nMOS Nor gate.




FIGURE 3.17 A 1-bit CMOS shift register cell.

