



S J P N Trust's

Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi

ECE Dept.

**VLSI
DESIGN**

VI Sem

2017-18

Department of Electronics & Communication Engg.

Course : VLSI DESIGN-15EC63.


Sem.: 6th

Course Coordinator:

Prof. S. S. Kamate


Invention of the Transistor

- Vacuum tubes ruled in first half of 20th century Large, expensive, power-hungry, unreliable
- 1947: first point contact
 - John Bardeen and Walter Brattain at Bell Labs
 - See *Crystal Fire* by Riordan, Hoddson



A Brief History

- 1958: First integrated circuit
 - Flip-flop using two transistors
 - Built by Jack Kilby at Texas Instruments
- 2010
 - Intel Core i7 μ processor
 - 2.3 billion transistors
 - 64 Gb Flash memory
 - > 16 billion transistors





Courtesy Texas Instruments



[Trinh09]
© 2009 IEEE

Fabrication & Packaging

- Tapeout final layout
- Fabrication
 - 6, 8, 12" wafers
 - Optimized for throughput, not latency (10 weeks!)
 - Cut into individual dice
- Packaging
 - Bond gold wires from die I/O pads to package












FIGURE 1.4 MOS transistors ($V_D = 0$ V. Source gate and substrate to 0 V).



Note: V_{ds} is the drain-to-source voltage. Substrate assumed connected to 0 V.
FIGURE 1.5 Enhancement mode transistor for particular values of V_{ds} with ($V_{gs} > V_t$).



nMOS
enhancement



nMOS
depletion



pMOS
enhancement

FIGURE 1.6 Transistor circuit symbols.




FIGURE 1.7 Continued












FIGURE 1.7 nMOS fabrication process.



1.7.1 Summary of An nMOS Process

- Processing takes place on a p-doped silicon crystal wafer on which is grown a 'thick' layer of SiO_2 .
- *Mask 1*—Pattern SiO_2 to expose the silicon surface in areas where paths in the diffusion layer or gate areas of transistors are required. Deposit thin oxide over all. For this reason, this mask is often known as the '*thinox*' mask but some texts refer to it as the *diffusion mask*.
- *Mask 2*—Pattern the ion implantation within the thinox region where depletion mode devices are to be produced—*self-aligning*.
- *Mask 3*—Deposit polysilicon over all ($1.5 \mu\text{m}$ thick typically), then pattern using Mask 3. Using the same mask, remove thin oxide layer where it is not covered by polysilicon.
- Diffuse n^+ regions into areas where thin oxide has been removed. Transistor drains and sources are thus self-aligning with respect to the gate structures.
- *Mask 4*—Grow thick oxide over all and then etch for contact cuts.
- *Mask 5*—Deposit metal and pattern with Mask 5.
- *Mask 6*—Would be required for the overglassing process step.




FIGURE 1.9 CMOS p-well process steps.




FIGURE 1.10 CMOS p-well inverter showing V_{DD} and V_{SS} substrate connections.

In all other respects—masking, patterning, and diffusion—the process is similar to nMOS fabrication. In summary, typical processing steps are:

- *Mask 1* — defines the areas in which the deep p-well diffusions are to take place.
- *Mask 2* — defines the thinox regions, namely those areas where the thick oxide is to be stripped and thin oxide grown to accommodate p- and n-transistors and wires.
- *Mask 3* — used to pattern the polysilicon layer which is deposited after the thin oxide.
- *Mask 4* — A p-plus mask is now used (to be in effect “Anded” with Mask 2) to define all areas where p-diffusion is to take place.
- *Mask 5* — This is usually performed using the negative form of the p-plus mask and defines those areas where n-type diffusion is to take place.
- *Mask 6* — Contact cuts are now defined.
- *Mask 7* — The metal layer pattern is defined by this mask.
- *Mask 8* — An overall passivation (overglass) layer is now applied and Mask 8 is needed to define the openings for access to bonding pads.




FIGURE 1.11 Main steps in a typical n-well process.




FIGURE 1.12 Cross-sectional view of n-well CMOS inverter.






FIGURE 1.14 Twin-tub structure.



Thermal sequence difference between nMOS and CMOS processes.

TABLE 1.2 Comparison between CMOS and bipolar technologies

<i>CMOS technology</i>	<i>Bipolar technology</i>
<ul style="list-style-type: none">• Low static power dissipation• High input impedance (low drive current)• Scalable threshold voltage• High noise margin• High packing density• High delay sensitivity to load (fan-out limitations)• Low output drive current• Low g_m ($g_m \propto V_{in}$)• Bidirectional capability (drain and source are interchangeable)• A near ideal switching device	<ul style="list-style-type: none">• High power dissipation• Low input impedance (high drive current)• Low voltage swing logic• Low packing density• Low delay sensitivity to load• High output drive current• High g_m ($g_m \propto e^{V_{in}}$)• High f_t at low currents• Essentially unidirectional



Note: For clarity, the layers have not been drawn transparent but BCCD underlies the entire area and the p⁺ base underlies all within its boundary.

FIGURE 1.16 Arrangement of BiCMOS npn transistor (Orbit 2 μm CMOS).

TABLE 1.3 n-well BiCMOS fabrication process steps

<i>Single poly, single metal CMOS</i>	<i>Additional steps for bipolar devices</i>
<ul style="list-style-type: none">• Form n-well• Delineate active areas• Channel stop• Threshold V_t adjustment• Delineate poly./gate areas• Form n^+ active areas• Form p^+ active areas• Define contacts• Delineate the metal areas	<ul style="list-style-type: none">• Form buried n^+ layer (BCCD)• Form deep n^+ collector• Form p^+ base for bipolars




FIGURE 1.17 Cost versus delay for logic gate.

1.8.2 Advantages of BiCMOS over CMOS Technology

1. Using BiCMOS process, design of analog amplifier is possible.
 2. Except input circuit, the remaining stages and output drivers are realized using bipolar transistors.
 3. BiCMOS technology is used for I/O and driver circuits while CMOS technology is used for logic only.
 4. BiCMOS technology is low delay sensitive to load.
 5. BiCMOS has high output drive currents.
-

1.8.3 Comparison between CMOS, Bipolar and GaAs Technology

Sr. No.	Parameter	CMOS Technology	Bipolar Technology	GaAs Technology
1.	Static power dissipation	Low	High	Medium
2.	Input impedance	High	Low	High
3.	Noise margin	High	Medium	Low
4.	Voltage swing	High	Low	Low
5.	Operating speed	Medium	High	Very high
6.	Package density	High	Low	High
7.	Output drive current	Low	High	Low
8.	Directional capability	Bidirectional	Unidirectional	Bidirectional
9.	Suitability for switching	Ideal device	Not ideal device	Reasonable device
10.	Mask levels	12 to 16	12 to 20	6 to 10

Queries?

