



S J P N Trust's

Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

ECE Dept.

Exam.

Internal Assessment

Even Sem(2017-18)

SECOND INTERNAL ASSESSMENT

Sem :VI	Sub: VLSI DESIGN	Sub. Code: 15EC63
Date:12/04/2018	Time: 11:00AM-12.00PM	Max. Marks: 25

Note: Answer two full questions, draw sketches wherever necessary.

Q. No	Discription of Question	Marks	CO	RBT LEVEL
1.	a. With neat diagram, explain λ based rules for (NMOS and CMOS) and transistor design rules (nMOS, pMOS and CMOS)	12	CO311.2	L2
OR				
2.	a. What is a stick diagram? Draw schematic and stick diagram for nMOS and CMOS style (step by step) for the Boolean expression $Y = \overline{AB} + CD$	12	CO311.2	L3
3.	a. Draw the circuit diagram, monochrome stick diagram and mask layout of p-well CMOS inverter.	8	CO311.2	L2
	b. What is a contact? Explain the design rules related to contacts	5	CO311.2	L2
OR				
4.	a. Explain and distinguish buried and butting contacts with suitable diagrams	8	CO311.2	L2
	b. Explain the following i) sheet resistance ii) standard unit capacitance	5	CO311.2	L2


Course Coordinator


Module Coordinator


HOD



S J P N Trust's

Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

ECE Dept.

Exam.

Scheme

Even Sem
(2017-18)

Page No. 01 / 04

SCHEME OF EVALUATION IA-II

Sem : VI		Subject : VLSI Design	Sub Code : 15EC48	Date : 12-02-18		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
1.	a.	<p>Lambda-based Design Rules.</p> <p>Design rules and layout methodology based on the concept of λ provide a process and feature size-independent way of setting mask dimensions scale. \rightarrow <u>2M.</u></p> <p>All paths in all layers are dimensioned in λ units and subsequently, λ value is compatible with feature size.</p> <p>Minimum feature size on the chip = 2λ</p> <p> n-diffusion 3λ p-diffusion 3λ 2λ 2λ 1λ polysilicon $3M$ 3λ for metal $2, 4\lambda$ 3λ 3λ \rightarrow <u>2M.</u> $5M$ 2λ $6\lambda \times 6\lambda$ $2\lambda \times 2\lambda$ $2\lambda \times 2\lambda$ 2λ </p> <p> nMOS enhancement pMOS enhancement nMOS depletion </p>	12	CO311.2	L2	

Staff in Charge

Module Coordinator

HOD



S J P N Trust's

Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

ECE Dept.

Exam.

Scheme

Even Sem
(2017-18)

Page. No. 02/04

SCHEME OF EVALUATION IA-II

Sem : VI		Subject : VLSI Design	Sub Code : 15EC63	Date : 13-04-18		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
2	a.	<p>λ based design rules</p> <p>The schematic CMOS.</p>	12	CO3112	L2	
3	a.	<p>Circuit diagram and monochrome stick diagram of p-well CMOS inverter.</p>				

Supathy
Staff-In Charge

[Signature]
Module Coordinator

[Signature]
HOD



SCHEME OF EVALUATION IA-1

Sem : VI	Subject : VLSI Design	Sub Code : 15EC03	Date : 13/04/18		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL
3.	a.		8	CO311.2	L2
	b.	<p> Contact - When making contacts between polysilicon and diffusion, in CMOS circuits. There are three possible approaches. Design rules related to contacts → <u>1M</u>. Minimum $2\lambda \times 2\lambda$ cut centered on $4\lambda \times 4\lambda$ superimposed areas of layers to be joined. </p> <p style="text-align: center;"> λ 2λ 4λ minimum 2λ separation </p>	5	CO311.2	L2



[Signature]
Staff-In-Charge

[Signature]
Module Coordinator

[Signature]
HOD



SCHEME OF EVALUATION IA-II

Q. No.	Bit	Description	Sub Code : ISECA3	Date : 12-04-18	Marks	CO's	RBT LEVEL
4.	a.	<p>Distinguish between buried and butting contact.</p> <p><u>Butting Contact</u>: $2\lambda \times 2\lambda$ contact cut is made down to each of the layers to be joined. The layers are butted together in such a way that these two contact cuts become contiguous.</p> <p><u>Buried Contact</u>: Thin oxide is to be removed to reveal the surface of the silicon wafer before polysilicon is deposited. The polysilicon is deposited directly on the crystalline wafer.</p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;">  <p>Buried Contact ④</p> </div> <div style="text-align: center;">  <p>Butting Contact ④</p> </div> </div>			8	CO31, 2	L2
	b.	<p><u>Sheet Resistance (R_s)</u>.</p> <p>R_s - Ohm per square or sheet resistance.</p> <p>$R_s = \frac{\rho}{t}$ ohm per square. 2.5M</p> <p><u>Standard Unit of Capacitance C_g</u> 5</p> <p>C_g is gate channel capacitance of a MOS transistor having $W = L = 2\lambda$. i.e. min. feature size. 2.5M</p>			5	CO31, 2	L2

Sujatha
Staff in Charge

M. S. S.
Module Coordinator

@
HOD