

#### Department of Electronics & Communication Engg.

**Course : Digital System Design using Verilog.** 

Sem.: 6<sup>th</sup> (2017-18)

Course Coordinator: Prof. D. M. Kumbhar



#### Digital System Design Using Verilog

#### Module 2 Memories

Portions of this work are from the book, *Digital Design: An Embedded Systems Approach Using Verilog,* by Peter J. Ashenden, published by Morgan Kaufmann Publishers, Copyright 2007 Elsevier Inc. All rights reserved.

### **General Concepts**

- A memory is an array of storage locations
  - Each with a unique address
  - Like a collection of registers, but with optimized implementation
- Address is unsignedbinary encoded
  - -n address bits  $\Rightarrow 2^n$  locations
- All locations the same size
   2<sup>n</sup> × m bit memory



# **Memory Sizes**

- Use power-of-2 multipliers
  - Kilo (K): 2<sup>10</sup> = 1,024 ≈ 10<sup>3</sup>
  - Mega (M): 2<sup>20</sup> = 1,048,576 ≈ 10<sup>6</sup>
  - Giga (G): 2<sup>30</sup> = 1,073,741,824 ≈ 10<sup>9</sup>
- Example
  - 32K × 32-bit memory
  - Capacity = 1,025K = 1Mbit
  - Requires 15 address bits
- Size is determined by application requirements

#### **Basic Memory Operations**

- a inputs: unsigned address
- d\_in and d\_out
  - Type depends on application
- Write operation

a(0)

a(1)

a(n-1)

 $d_in(0)$ 

 $d_in(1)$ 

en wr

d\_in(*m*-1)

d\_out(0)

d\_out(1)

 $d_out(m-1)$ 

- en = 1, wr = 1
- d\_in value stored in location given by address inputs
- Read operation
  - en = 1, wr = 0
  - d\_out driven with value of location given by address inputs
- Idle: en = 0

#### **Example: Audio Delay Unit**

- System clock: 1MHz
- Audio samples: 8-bit signed, at 50kHz
   New sample arrives when audio\_in\_en = 1
- Delay control: 8-bit unsigned ⇒ ms to delay
- Output: audio\_out\_en = 1 when output ready



#### Audio Delay Datapath



- Max delay = 255ms
  - Need to store  $255 \times 50 = 12,750$  samples
  - Use a 16K × 8-bit memory (14 address bits)

## Audio Delay Control Section

Step 1: (idle state)

- audio\_in\_en =  $0 \Rightarrow$  do nothing
- audio\_in\_en = 1 ⇒ write memory using counter value as address
- Step 2:
  - Read memory using subtracter output as address, increment counter

State	audio_ in_en	Next state	addr_sel	mem_en	mem_wr	count_en	audio_ out_en
Step 1	0	Step 1	0	0	0	0	0
Step 1	1	Step 2	0	1	1	0	0
Step 2	-	Step 1	1	1	0	1	1

## Wider Memories

- Memory components have a fixed width – E.g., ×1, ×4, ×8, ×16, ...
- Use memory components in parallel to make a wider memory
  - E.g, three 16K×16
     components for a
     16K×48 memory



### **More Locations**

- To provide 2<sup>n</sup> locations with 2<sup>k</sup>-location components
   Use 2<sup>n</sup>/2<sup>k</sup> components
- Address A
  - at offset A mod 2<sup>k</sup>
    - least-significant k bits of A
  - in component  $\lfloor A/2^k \rfloor$ 
    - most-significant n—k bits of A
    - decode to select component



#### **More Locations**



 Example: 64K×8 memory composed of 16K×8 components

#### **Tristate Drivers**

- Allow multiple outputs to be connected together
  - Only one active at a time
  - Remaining outputs are high-impedance
    - Both output transistors turned off
- Allow bidirectional input/output ports



### **Memories with Tristate Ports**

- During write
  - memory d drivers hi-Z
  - memory senses d
- During read

   selected memory drives d
- Fewer pins and wires
  - Reduced cost of PCB
- Usually not available within ASICs or FPGAs



# Memory Types

- Random-Access Memory (RAM)
  - Can read and write
  - Static RAM (SRAM)
    - Stores data so long as power is supplied
    - Asynchronous SRAM: not clocked
    - Synchronous SRAM (SSRAM): clocked
  - Dynamic RAM (DRAM)
    - Needs to be periodically refreshed
- Read-Only Memory (ROM)
  - Combinational
  - Programmable and Flash rewritable
- Volatile and non-volatile

# Asynchronous SRAM

- Data stored in 1-bit latch cells
  - Address decoded to enable a given cell
- Usually use active-low control inputs
- Not available as components in ASICs or FPGAs



# Asynch SRAM Timing

- Timing parameters published in data sheets
- Access time
  - From address/enable valid to data-out valid
- Cycle time
  - From start to end of access
- Data setup and hold
  - Before/after end of WE pulse
  - Makes asynch SRAMs hard to use in clocked synchronous designs

#### **Example Data Sheet**



#### CY7C1041BV33

#### Switching Characteristics<sup>[4]</sup> Over the Operating Range

			-12		-15		-17	
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
t <sub>RC</sub>	Read Cycle Time	12	13	15		17		ns
t <sub>AA</sub>	Address to Data Valid	P)	12	1	15		17	ns
t <sub>OHA</sub>	Data Hold from Address Change	3	p D	3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid	123	12	~	15		17	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6		7		8	ns
		7.0	11					
		1-18						
WRITE CYCLI	<u>=</u> [7, 8]							
t <sub>VVC</sub>	Write Cycle Time	12	-	15		17		ns
t <sub>SCE</sub>	CE LOW to Write End	10		12		12		ns
t <sub>AW</sub>	Address Set-Up to Write End	10		12		12		ns
t <sub>HA</sub>	Address Hold from Write End			0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start			0		0		ns
t <sub>PWE</sub>	WE Pulse Width			12		12		ns
t <sub>SD</sub>	Data Set-Up to Write End			8		9		ns
t <sub>HD</sub>	Data Hold from Write End			0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>			3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		6		7		8	ns
t <sub>BW</sub>	Byte Enable to End of Write	10		12		12		ns

## Synchronous SRAM (SSRAM)

- Clocked storage registers for inputs
  - address, data and control inputs
  - stored on a clock edge
  - held for read/write cycle



 no register on data output



- Compute function
- $y = c_i \times x^2$
- Coefficient stored in flow-through SSRAM
  - 12-bit unsigned integer index for *i*
- $-x, y, c_i$  20-bit signed fixed-point
  - 8 pre- and 12 post-binary point bits
- Use a single multiplier
  - Multiply  $c_i \times x \times x$

#### **Multiplier Datapath**



#### **Multiplier Timing and Control**



#### **Pipelined SSRAM**

- Data output also has a register
  - More suitable for high-speed systems
  - Access RAM in one cycle, use the data in the next cycle



#### **Memories in Verilog**

 RAM storage represented by an array variable

```
reg [15:0] data_RAM [0:4095];
...
always @(posedge clk)
if (en)
if (wr) begin
data_RAM[a] <= d_in; d_out <= d_in;
end
else
d_out <= data_RAM[a];</pre>
```

```
module scaled_square ( output reg signed [7:-12] y,
                       input
                                  signed [7:-12] c_in, x,
                                         [11:0] i,
                       input
                       input
                                                 start,
                                                 clk, reset );
                       input
 wire
                     c_ram_wr;
                     c_ram_en, x_ce, mult_sel, y_ce;
  reg
  reg signed [7:-12] c_out, x_out;
  reg signed [7:-12] c_RAM [0:4095];
  reg signed [7:-12] operand1, operand2;
 parameter [1:0] step1 = 2'b00, step2 = 2'b01, step3 = 2'b10;
            [1:0] current_state, next_state;
  rea
 assign c_ram_wr = 1'b0;
```

```
always @(posedge clk) // c RAM - flow through
  if (c_ram_en)
    if (c_ram_wr) begin
     c_RAM[i] <= c_in;</pre>
     c_out <= c_in;
   end
   else
     c_out <= c_RAM[i];</pre>
always @(posedge clk) // y register
  if (y_ce) begin
    if (!mult_sel) begin
     operand1 = c_out;
     operand2 = x_out;
   end
   else begin
     operand1 = x_out;
     operand2 = y;
   end
    y <= operand1 * operand2;</pre>
  end
```

```
always @(posedge clk) // State register
....
always @* // Next-state logic
....
always @* begin // Output logic
....
endmodule
```

#### **Pipelined SSRAM in Verilog**



# **Multiport Memories**

- Multiple address, data and control connections to the storage locations
- Allows concurrent accesses
  - Avoids multiplexing and sequencing
- Scenario
  - Data producer and data consumer
- What if two writes to a location occur concurrently?
  - Result may be unpredictable
  - Some multi-port memories include an arbiter

# **FIFO Memories**

- First-In/First-Out buffer
  - Connecting producer and consumer
  - Decouples rates of production/consumption



### **Example: FIFO Datapath**



- Equal = full or empty
  - Need to distinguish between these states How?

#### **Example: FIFO Control**

- Control FSM
  - $\rightarrow$  filling when write without concurrent read
  - $\rightarrow$  emptying when without concurrent write
  - Unchanged when concurrent write and read



full = filling and equal
empty = emptying and equal

# **Multiple Clock Domains**

 Need to resynchronize data that traverses clock domains

Use resynchronizing registers

- May overrun if sender's clock is faster than receiver's clock
- FIFO smooths out differences in data flow rates

 Latch cells inside FIFO RAM written with sender's clock, read with receiver's clock

# Dynamic RAM (DRAM)

- Data stored in a 1-transistor/1-capacitor cell
  - Smaller cell than SRAM, so more per chip
  - But longer access time
- Write operation
  - pull bit-line high or low (0 or 1)
  - activate word line
- Read operation
  - precharge bit-line to intermediate voltage
  - activate word line, and sense charge equalization
  - rewrite to restore charge



# **DRAM Refresh**

- Charge on capacitor decays over time

   Need to sense and rewrite periodically
  - Typically every cell every 64ms
  - Refresh each location
- DRAMs organized into banks of rows

   Refresh whole row at a time
- Can't access while refreshing
  - Interleave refresh among accesses
  - Or burst refresh every 64ms

# Read-Only Memory (ROM)

- For constant data, or CPU programs
- Masked ROM
  - Data manufactured into the ROM
- Programmable ROM (PROM)
   Use a PROM programmer
- Erasable PROM (EPROM)
  - UV erasable
  - Electrically erasable (EEPROM)
  - Flash RAM

# **Combinational ROM**

- A ROM maps address input to data output
  - This is a combinational function!
  - Specify using a table
- Example: 7-segment decoder



Content

1111101

0000111

1111111

1101111

1000000

0000000

# **Example: ROM in Verilog**



# Flash RAM

- Non-volatile, readable (relatively fast), writable (relatively slow)
- Storage partitioned into blocks
  - Erase a whole block at a time, then write/read
  - Once a location is written, can't rewrite until erased
- NOR Flash
  - Can write and read individual locations
  - Used for program storage, random-access data
- NAND Flash
  - Denser, but can only write and read block at a time
  - Used for bulk data, e.g., cameras, memory sticks

# **Memory Errors**

- Bits in memory can be flipped
- Hard error
  - The chip is broken
  - E.g., manufacturing defect, wear (in Flash)
- Soft error
  - Stored data corrupted, but cell still works
  - E.g., from atmospheric neutrons
- Soft-error rate
  - frequency of occurrence

# **Error Detection using Parity**

- Add a parity bit to each location
- On write access

   compute data parity and store with data
- On read access
  - check parity, take exception on error
- If we could tell which bit flipped
  - correct by flipping it back, then write back to memory location
  - Can't do this with parity

# **Error-Correcting Codes (ECC)**

- Allow identification of the flipped bit
- Hamming Codes
  - E.g., for single-bit-error correction of N-bit word, need  $log_2N + 1$  extra bits
- Example: 8-bit word,  $d_1 \dots d_8$ 
  - 12-bit ECC code,  $e_1 \dots e_{12}$

 $-e_1, e_2, e_4, e_8$  are check bits, the rest data



#### Hamming Code Example

 $d_5$  $d_4$  $d_{3}$  $d_2$  $d_{8}$  $d_{7}$  $d_6$  $d_1$ *e*<sub>6</sub> 1 *e*<sub>1</sub>  $e_5$  $e_{10}$  $e_{0}$  $e_8$  $e_7$  $e_{\scriptscriptstyle A}$  $e_3$  $e_2$  $e_{12}$  $e_{11}$ 

$e_1$	0	0	0	1	1
$e_2$	0	0	1	0	
$e_4$	0	1	0	0	
$e_8$	1	0	0	0	Ŕ
<i>e</i> <sub>3</sub>	0	0	1	1	
$e_5$	0	1	0	1	
$e_6$	0	1	1	0	
<i>e</i> <sub>7</sub>	0	1	1	1	
<i>e</i> <sub>9</sub>	1	0	0	1	
<i>e</i> <sub>10</sub>	1	0	1	0	
<i>e</i> <sub>11</sub>	1	0	1	1	
<i>e</i> <sub>12</sub>	1	1	0	0	

 $e_{1} = e_{3} \bigoplus e_{5} \bigoplus e_{7} \bigoplus e_{9} \bigoplus e_{11}$  $e_{2} = e_{3} \bigoplus e_{6} \bigoplus e_{7} \bigoplus e_{10} \bigoplus e_{11}$  $e_{4} = e_{5} \bigoplus e_{6} \bigoplus e_{7} \bigoplus e_{12}$ 

$$e_8 = e_9 \bigoplus e_{10} \bigoplus e_{11} \bigoplus e_{12}$$

Every data bit covered by two or more check bits

 On write: Compute check bits and store with data

# Hamming Code Example

<i>e</i> <sub>1</sub>	0	0	0	1
<i>e</i> <sub>2</sub>	0	0	1	0
$e_4$	0	1	0	0
e <sub>8</sub>	1	0	0	0
<i>e</i> <sub>3</sub>	0	0	1	1
$e_5$	0	1	0	1
$e_6$	0	1	1	0
<i>e</i> <sub>7</sub>	0	1	1	1
$e_9$	1	0	0	1
<i>e</i> <sub>10</sub>	1	0	1	0
<i>e</i> <sub>11</sub>	1	0	1	1
<i>e</i> <sub>12</sub>	1	1	0	0

- On read: Recompute check bits and XOR with read check bits
  - result called the syndrome
- 0000 => no error
- If data bit flipped
  - covering bits of syndrome are 1
  - = binary code of flipped ECC bit
- If stored check bit flipped
  - that bit of syndrome is 1
- On error, unflip bit and rewrite memory location

### **Multiple-Error Detection**

- What if two bits flip
  - syndrome identifies wrong bit, or is invalid
- One extra check bit allows

- single-error correction, double-error detection

	Single-bit	correction	Double-bit detection			
N	Check bits	Overhead	Check bits	Overhead		
8	4	50%	5	63%		
16	5	31%	6	38%		
32	6	19%	7	22%		
64	7	11%	8	13%		
128	8	6.3%	9	7.0%		
256	9	3.5%	10	3.9%		

# Summary

- Memory: addressable storage locations
- Read and Write operations
- Asynchronous RAM
- Synchronous RAM (SSRAM)
- Dynamic RAM (DRAM)
- Read-Only Memory (ROM) and Flash
- Multiport RAM and FIFOs
- Error Detection and Correction
  - Hamming Codes

