



S J P N Trust's

Hirasugar Institute of Technology, Nidasoshi.*Inculcating Values, Promoting Prosperity*

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

ECE Dept.

Exam.

Internal Assessment

Odd Sem(2018-19)

FIRST INTERNAL ASSESSMENT

Sem: 5

Date: 11.09.2018

Sub: Verilog HDL

Time: 11am to 12pm

Sub. Code: 15EC53

Max. Marks: 25

Note: Answer two full questions, draw sketches wherever necessary.

Q. No	Description of Question	Marks	CO	RBT LEVEL
1	a With diagram, explain typical design flow.	6	CO303.1	L1L2L3
	b Explain the structure of Verilog module.	7	CO303.1	L1L2L3
OR				
2	a List the useful features of Verilog HDL.	6	CO303.1	L1L2L3
	b Name the different types of operators in Verilog. Explain the Logical. operators.	7	CO303.2	L1L2L3
3	a Explain the two basic types of design methodology with diagram.	6	CO303.2	L1L2L3
	b Write Verilog code for 4-bit ripple carry counter.	6	CO303.3	L1L2L3
OR				
4	a Write diagram of a 4-bit ripple carry adder and Boolean functions in Verilog. Draw the simulation waveform.	6	CO303.3	L1L2L3
	b Write an Verilog code in data flow description for a 2-bit magnitude comparator with the help of truth table & simplified	6	CO303.3	L1L2L3

Course Coordinator

Prof. S S Patil

Module Coordinator

Prof. N M Patel

HOD

Dr. V G Kasabegoudar

IA - I SCHEME OF EVALUATION

15EC53

Sem : 5		Subject : Verilog HDL	Sub Code :	Date : 14/09/2018	Marks	CO's	RBT LEVEL																																							
Q. No.	Bit	Description																																												
1.	a.	<p>Design Specification Behavioral Description RTL Description (HDL) ← Functional Verification & Testing Logical Synthesis / Timing Verification Gate level Net list Logical verification & Testing Flooring planning Automatic place & Route Physical layout Layout verification Implementation</p> <p>+ Explanation</p> <p>L(5)</p>			7	303-1	L1 L2 L3																																							
	b.	<p>Explanation + Ex: module HA (A, B, S, C); input A, B; output S, C; assign S = A ^ B; assign C = A & B; endmodule</p> <p>L(4)</p> <p>L(2)</p>			6	303-1	L1 L2 L3																																							
2.	a.	<p>Features of Verilog:</p> <ul style="list-style-type: none"> - Easy to learn & easy to use. - Different levels of abstraction to be mixed in the same model. - Most popular logic synthesis tools support verilog HDL. - All fabrication vendors provide verilog HDL libraries for post logic synthesis simulation. - Programming language interface (PLI) is a powerful feature that allows the user to write custom 'C' code to interact with the internal data structures of Verilog. 			7	303-1	L1 L2 L3																																							
	b.	<p>Operators are classified as:</p> <table border="0"> <tr> <td></td> <td colspan="3" style="text-align: center;">Logical (4)</td> </tr> <tr> <td>Logical</td> <td>(Binary)</td> <td>Boolean</td> <td>(Unary)</td> </tr> <tr> <td>Relational</td> <td>Bitwise</td> <td></td> <td>Reduction</td> </tr> <tr> <td>Arithmetic</td> <td>&</td> <td>% &</td> <td>%</td> </tr> <tr> <td>Shift</td> <td>~(%)</td> <td> </td> <td> </td> </tr> <tr> <td></td> <td>~(!)</td> <td></td> <td>~</td> </tr> <tr> <td></td> <td>~(^)</td> <td></td> <td>~(%)</td> </tr> <tr> <td></td> <td></td> <td></td> <td>~(!)</td> </tr> <tr> <td></td> <td></td> <td></td> <td>^</td> </tr> <tr> <td></td> <td></td> <td></td> <td>~(^)</td> </tr> </table> <p>L(2)</p>		Logical (4)			Logical	(Binary)	Boolean	(Unary)	Relational	Bitwise		Reduction	Arithmetic	&	% &	%	Shift	~(%)				~(!)		~		~(^)		~(%)				~(!)				^				~(^)		6	303-2	L1 L2 L3
	Logical (4)																																													
Logical	(Binary)	Boolean	(Unary)																																											
Relational	Bitwise		Reduction																																											
Arithmetic	&	% &	%																																											
Shift	~(%)																																													
	~(!)		~																																											
	~(^)		~(%)																																											
			~(!)																																											
			^																																											
			~(^)																																											

Staff-In-Charge

Module Coordinator

HOD



IA - I SCHEME OF EVALUATION

15EC53

Sem : 5	Subject : Verilog HDL	Sub Code :	Date : 11/09/2018	Marks	CO's	RBT LEVEL
3.	9.	<p>Digital Design Methodologies</p> <ul style="list-style-type: none"> ① TOP-DOWN ② BOTTOM-UP <p>+ Expt</p>	6	303*2	L1 L2 L3	
	b.	<p>4-Ripple Carry Counter:</p> <p>TT + Program</p>	6	303*3	L1 L2 L3	
4.	a.	<p>4-bit Ripple Adder:</p> <p>TT + Program</p>	6	303*3	L1 L2 L3	
	b.	<p>TT + Program</p> <p>Expressions:</p> $AeB = \bar{A}_0 B_0 + \bar{A}_1 B_1 (\bar{A}_0 + B_0)$ $AgB = A_0 \bar{B}_0 + A_1 B_1 (\bar{B}_0 + A_0)$ $A1B = (A_1 \oplus B_1) + (A_0 \oplus B_0)$	6	303*3	L1 L2 L3	

Staff-In-Charge

Module Coordinator

HOD