



S J P N Trust's

Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

E&E Engg. Dept.

Exam.

Internal Assessment

Odd Sem(2017-18)

FIRST INTERNAL ASSESSMENT

Sem: 5

Date: 15.09.2017

Sub: Verilog HDL

Time: 11am to 12pm

Sub. Code: 15EC53

Max. Marks: 25

Note: Answer two full questions, draw sketches wherever necessary.

Q. No	Discription of Question	Marks	CO's
1	a With diagram, explain typical design flow.	7	CO303.1
	b Explain the structure of Verilog module.	6	CO303.1
--OR--			
2	a List the useful features of Verilog HDL.	7	CO303.1
	b Name the different types of operators in Verilog. Explain the Logical operators.	6	CO303.2
3	a Explain the two basic types of design methodology with diagram.	6	CO303.2
	b Write Verilog code for 4-bit ripple carry counter.	6	CO303.3
--OR--			
4	a Write diagram of a 4-bit ripple carry adder and Boolean functions in Verilog. Draw the simulation waveform.	6	CO303.3
	b Write an Verilog code in data flow description for a 2-bit magnitude comparator with the help of truth table & simplified Boolean expression.	6	CO303.3


Course Coordinator


Module Coordinator


HOD



- IA SCHEME OF EVALUATION

Sem :	Subject :	Sub Code :	Date :	Marks	Mapped CO's
Q. No.	Bit	Description			
3	a.	<p>Digital Design Methodologies</p> <ul style="list-style-type: none"> ① TOP-DOWN ② BOTTOM-UP <p>TOP-level Block</p> <pre> graph TD TLB[TOP-level Block] --> SB1[Sub Block-1] TLB --> SB2[Sub Block-2] TLB --> SB3[Sub Block-3] TLB --> SB4[Sub Block-4] SB1 --> LC1[Leaf cell] SB1 --> LC2[Leaf cell] SB2 --> LC3[Leaf cell] SB2 --> LC4[Leaf cell] SB3 --> LC5[Leaf cell] SB3 --> LC6[Leaf cell] SB4 --> LC7[Leaf cell] SB4 --> LC8[Leaf cell] </pre> <p>+ BOTTOM UP diagram + Exp.</p>		[6M]	
	b.	<p>Ripple carry Counter</p> <p>Reset</p> <p>T.F.F</p>		[6M]	
4	a.	<p>TT + Program</p> <p>4-bit ripple Adder</p> <p>HA</p> <p>+ TT + Program</p>		[6M]	
	b.	<p>TT + Program</p> <p>Comparator</p> <p>Expressions:</p> $AeB = \bar{A}_0 B_0 + \bar{A}_1 B_1 (\bar{A}_0 + B_0)$ $AgB = A_0 \bar{B}_0 + A_1 B_1 (\bar{B}_0 + A_0)$ $AeB = (\bar{A} \oplus B_1) + (A_0 \oplus B_0)$		[6M]	

**SECOND INTERNAL ASSESSMENT**

Sem: 5

Date: 18.10.2017

Sub: Verilog HDL

Time: 11am to 12pm

Sub. Code: 15EC53

Max. Marks: 25

Note: Answer two full questions, draw sketches wherever necessary.

Q. No	Description of Question	Marks	CO's
1	a Explain Data types of Verilog with suitable examples.	7	CO303.2
	b Write a note on i. Comments ii. Number specification iii. X and Z values iv. Identifiers and Keywords with suitable examples.	6	CO303.2

-----OR-----


A 4-bit parallel Shift register has I/O pins as shown in the figure below. Write the module definition for this shift register. Include the list of ports and port declarations (no need to show the internals). CO303.3


2	a		7	
	b	Explain a components of a Verilog module with a neat diagram.	6	CO303.3

3	a	Write Verilog Description for 4-bit Ripple carry FullAdder, with stimulus.	6	CO303.3
	b	Write Verilog code for 4to1 Multiplexer, at Gate level with stimulus.	6	CO303.3

-----OR-----

4	a	Write data flow level of abstraction in Verilog of a 4-bit carry lookahead.	6	CO303.3
	b	Write the result of the following operation if A=10010011 and B=01101111. i. A<<<2 ii. A%2 iii. !(&B) iv. &B v. A&&B	6	CO303.3


 Course Coordinator


 Module Coordinator


 HOD





- IA SCHEME OF EVALUATION

Sem :	5	Subject :	Versilog HDL	Sub Code :	15EC53	Date :	18/10/2017
Q. No.	Bit	Description			Marks	Mapped CO's	
①	a)	<p><u>Data types</u>: Nets, Registers, Vectors, Integer, Real, Time, Arrays, Memories, Parameters strings + Examples</p>			7M	303.2	
	b)	<p>i. Comments: readability & documentation // /* */ ii. Number specifications: ← sized 4'b1111, 4'd99 ← unsigned 1'h 2Bc • signed -6'43 iii. X or Z values: unknown (X), impedance (Z) iv. Identifiers & keywords: define the language constructs</p>			6M	303.2	
②	a)	<p>reg-in [0:0] → shift reg → reg-out [0:0] clk</p> <p>Design + coding</p>			7M	303.3	
	b)	<p><u>Components of Verilog module</u>:</p> <div style="border: 1px solid black; padding: 5px;"> <p>Module Name, Port List, Port Declaration, Parameters</p> <div style="display: flex; justify-content: space-between;"> <div style="border: 1px solid black; padding: 5px;">Declarations of wires, regs and other variables</div> <div style="border: 1px solid black; padding: 5px;">Data flow statements (assign)</div> </div> <div style="display: flex; justify-content: space-between;"> <div style="border: 1px solid black; padding: 5px;">Instantiation of lower level models</div> <div style="border: 1px solid black; padding: 5px;">always and initial blocks. All behavioral statements go in these blocks</div> </div> <p style="text-align: center;">Tasks & functions ↓</p> <p style="text-align: center;">endmodule statements</p> </div> <p>Diagram + exp.</p>			6M	303.3	
③	a)	<p><u>Ripple carry full Adder (4-bit)</u>:</p>			6M	303.3	



- IA SCHEME OF EVALUATION

Sem :	Subject :	Sub Code :	Date :		Marks	Mapped CO's														
Q. No.	Bit	Description																		
③	b)	<p><u>4 to 1 Multiplexer:</u></p>  <table border="1" style="margin-left: 20px;"> <tr><td>s1</td><td>s0</td><td>out</td></tr> <tr><td>0</td><td>0</td><td>i0</td></tr> <tr><td>0</td><td>1</td><td>i1</td></tr> <tr><td>1</td><td>0</td><td>i2</td></tr> <tr><td>1</td><td>1</td><td>i3</td></tr> </table> <p style="text-align: right;">Circuit</p> <p style="text-align: center;">Design + code + stimulus └─ ② └─ ② └─ ②</p>	s1	s0	out	0	0	i0	0	1	i1	1	0	i2	1	1	i3	6M		303.3
s1	s0	out																		
0	0	i0																		
0	1	i1																		
1	0	i2																		
1	1	i3																		
④	a)	<p><u>4 bit Carry Look ahead Adder:</u></p>  <p style="text-align: center;">Design + code + stimulus. └─ ② └─ ② └─ ②</p> <p> $P_i = A_i \oplus B_i$ $G_i = A_i \cdot B_i$ $C_{out} = C_3$ $C_{-1} = C_{-10}$ $S_i = A_i \oplus B_i \oplus C_{i-1}$ $C_i = G_i + A \cdot P_i \cdot C_{i-1}$ </p>	6M		303.3															
	b)	<ol style="list-style-type: none"> i. 01001111 ii. 1 iii. 1 iv. 0 v. 1 (True) 	6M		303.3															



S J P N Trust's

Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

E&E Engg. Dept.

Exam.

Internal Assessment

Odd Sem(2017-18)

THIRD INTERNAL ASSESSMENT

Sem: 5

Sub: Verilog HDL

Sub. Code: 15EC53

Date: 19.11.2017

Time: 11am to 12pm

Max. Marks: 25

Note: Answer two full questions, draw sketches wherever necessary.

Q. No	Description of Question	Marks	CO's
1	a Write a Verilog behavioral 4:1 Multiplier program using CASE statement.	7	CO303.4
	b Explain LOOP statements in Verilog with example.	6	CO303.4
-----OR-----			
2	a Write a note on Generate LOOP.	7	CO303.4
	b Write verilog Behavioral description program of 4-bit counter.	6	CO303.4
-----OR-----			
3	a Why VHDL?	6	CO303.5
	b Write a note on Data types in VHDL.	6	CO303.5
-----OR-----			
4	a Write note on structure of VHDL module.	6	CO303.5
	b Write Full adder Data flow description program in verilog.	6	CO303.5



Course Coordinator


Module Coordinator


HOD



- IA SCHEME OF EVALUATION

Sem: 5		Subject: Verilog HDL		Sub Code: 15EC53	Date: 24/11/17	
Q. No.	Bit	Description			Marks	Mapped CO's
Q1)	a. 7	<p><u>4:1 MUX :</u></p>  <p>+ Program</p> <pre> case ({s1, s0}) 2'b00 : y = I0; 2'b01 : y = I1; 2'b10 : y = I2; 2'b11 : y = I3; default : y = 1'bX; Endcase </pre>			7M	
	b. 6	<p><u>Loops:</u></p> <p>'For' 'while' 'repeat' 'forever'</p> <pre> for (i=0; i < n; i=i+1) while (i < n) begin i=i+1; end repeat (n) begin forever #20 @ a; end </pre>			6M	
Q2)	a. 7	<p><u>Generate Block:</u> Ex: ③</p> <pre> module bitwise_XOR (out, A, B); Parameter N=32; output [N-1:0] out; input [N-1:0] A, B; generate for (i=0; i < N; i=i+1) begin xor (out[i], A[i], B[i]); end endgenerate endmodule </pre>			7M	
	b. 6	<p><u>4-bit Counter:</u></p> <p>Block dia always@ (posedge clk or negedge clk)</p> <pre> begin if (clk) Q <= A'd0; else Q <= Q+1; end </pre>			6M	



- IA SCHEME OF EVALUATION

Sem :	Subject :	Sub Code :	Date :	Marks	Mapped CO's
Q. No.	Bit	Description			
Q3)	a. 6	<p><u>Why VHDL?</u></p> <ul style="list-style-type: none"> • Power & flexibility • Device independent design • Portability • Benchmarking capabilities • ASIC migration • Fast time to market • Low cost. 		6M	
	b. 6	<p><u>Data types:</u> Data types in VHDL.</p> <pre> graph TD Root[Data types in VHDL] --> Scalar[Scalar] Root --> Composite[Composite] Root --> Access[Access] Root --> File[File] Root --> Others[Others] Scalar --> Bit[Bit] Scalar --> Boolean[Boolean] Scalar --> Integer[Integer] Scalar --> Real[Real] Scalar --> Character[Character] Scalar --> Physical[Physical] Scalar --> UserDefined[User defined] Scalar --> Severity[Severity] Scalar --> Natural[Natural] Composite --> BitVector[Bit-vectors] Composite --> Array[Array] Composite --> Record[Record] Others --> StdLogic[std_logic] Others --> StdLogicVector[std_logic_vector] Others --> Signed[Signed] Others --> Unsigned[Unsigned] </pre>		6M	
Q4)	a. 6	<p><u>Structure of VHDL module:</u></p> <p>→ Two major constructs: Entity and Architecture + Explan.</p> <p>Entity Adder is port (A, B: in std_logic; S, C: out std_logic); end Adder;</p> <p>Architecture HA of Adder is begin $S \leq A \text{ XOR } B;$ $C \leq A \text{ AND } B;$ end HA;</p>		6M	
	b. 6	<p><u>Full Adder:</u></p> <p>Design: TT Explan.</p> <p><u>Program</u></p> <p>Architecture FA of Adder is begin $S \leq A \text{ XOR } B \text{ XOR } C_i;$ $C_o \leq (A \text{ XOR } B) \text{ AND } C_i \text{ OR } (A \text{ AND } B);$ end FA;</p>		6M	