



S J P N Trust's

**Hirasugar Institute of Technology, Nidasoshi.***Inculcating Values, Promoting Prosperity*

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

Exam.

IA I

Even Sem  
(2017-18)**FIRST INTERNAL ASSESSMENT**

Sem: IV

Date: 05/03/18

Sub: Microprocessor

Time: 03:00pm-04:00pm

Sub. Code: 15EC42

Max. Marks: 25

*Note: Answer two full questions, draw sketches wherever necessary.*

Q. No		Description of Question	Marks	CO	RBT LEVEL
1	a	Explain the architecture of 8086 Microprocessor with a neat diagram along with functions of each block.	7	C210.1	L1,L2,L3
	b	Explain the function of following units 1] Instruction Queue 2] Index Registers 3] Segment Registers	6	C210.1	L1,L2,L3
<b>OR</b>					
2	a	Explain PSW Register of 8086.	6	C210.1	L1,L2,L3
	b	Explain the following PINS of 8086. 1] LOCK 2] HOLD/HLDA 3] RQ/GT 4] INTA	7	C210.1	L1,L2,L3
3	a	How 20 bit Physical address is generated in 8086 Explain.	6	C210.1	L1,L2,L3
	b	Identify the Addressing Mode for the following instruction & Explain its working 1] MOV AX,100[BP] 2] MOV NUM[BX+SI],AX 3] MOV CL,'A'	6	C210.1	L1,L2,L3
<b>OR</b>					
4	a	Define any four Addressing mode in 8086 & Explain in detail with 2 examples each.	6	C210.1	L1,L2,L3
	b	Identify following Addressing Mode & Explain its working. 1] MOV BX,0345H 2] ADD AL,[BX+04] 3] MOV AX,[BX+SI] 4] MOV AX,[BX+SI+04]	6	C210.1	L1,L2,L3

Course Coordinator

Module Coordinator

HOD




IA - I SCHEME OF EVALUATION

Q. No.	Bit	Description	Marks	CO's	RBT LEVEL
1	a	<p>Architecture of 8086 Microprocessor</p> <p>3M</p>	7	C210-1	L1, L2, L3

Staff-In-Charge

Module Coordinator

HOD



## SCHEME OF EVALUATION

Sem : IV

Subject : Microprocessor

Sub Code : 15EE42

Date : 05/03/18

Q. No. Bit

Description

Marks

CO's

RBT LEVEL

1

a

- ① BUS Interface unit Explanation (4)
- ② Execution unit Explanation

4

b


- ① Explanation for Instruction Queue with 6 bytes (2)
- ② Explanation Index Register
  - a) Source Index Register (2)
  - b) Destination Index Register
- ③ Segment Register Explanation (2)
  - a) Code Segment c) Stack Segment
  - b) Data Segment d) Extra

2

a

PSW Register of 8086

Program Status Word



- O - Overflow Bit
- D - Direction
- T - Trap Flag
- S - Sign
- Z - Zero
- AC - Auxiliary carry
- P - Parity
- CY - carry Flag bit

→ (3M)

→ (3M)

6

C210-1

L1, L2, L3



**SCHEME OF EVALUATION**

Sem : IV		Subject : Microprocessor	Sub Code : 15EC42	Date : 05/03/18		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
2	b	<p>Explanation for the following pins of 8086</p> <p>1) LOCK → Locking the Bus service for Processor - Execution</p> <p>2) HOLD/HLDA → Hold &amp; Hold response from the processor in Max Mode</p> <p>3) RD/WR → Request &amp; Grant pins</p> <p>4) INTA → Interrupt Acknowledgment</p>	7	C210.1	L1, L2, L3	
3	a	<p>Physical Address generation of 8086 Processor — (2M)</p> <div style="border: 1px solid black; padding: 5px; margin: 10px 0;"> <p style="text-align: center;">Segment Base address</p> <p style="text-align: center;">↓</p> <p style="text-align: center;">10x Address → Segment Regn</p> <p style="text-align: center;">+</p> <p style="text-align: center;">Effective Ad<sup>n</sup> → EA Register (4M)</p> <p style="text-align: center;">↓</p> <p style="text-align: center;">Physical Address of 20 bit</p> </div>	6	C210.1	L1, L2, L3	
3	b	<p>① MOV AX, 100[BP] → Relative Based A.M — (2)</p> <p>② MOV NHM[BX+SI], AX → Relative Base plus index A.M — (2)</p> <p>③ MOV CL, 'A' → Immediate A.M — (2)</p>	6	C210.1	L1, L2, L3	

Staff-in-Charge

Module Coordinator

HOD




**SCHEME OF EVALUATION**

Sem : <u>IV</u>		Subject : <u>MICROPROCESSOR</u>	Sub Code : <u>ISEC42</u>	Date : <u>08/03/18</u>		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
4	a	Addressing modes - Definition (2) Explanation for 2 A.M → (4)	6	C210-1	L1, L2, L3	
4	b)	1) MOV BX, 034H — (1.5M) 2) MOV AX, [BX+SI] — (1.5M) 3) ADD AL, [BX+04] — (1.5M) 4) MOV AX, [BX+SI+04] — (1.5M)	6	C210-1	L1, L2, L3	

Staff-In-Charge

Module Coordinator

HOD



**SCHEME OF EVALUATION IA-II**

Sem : <u>IV</u>		Subject : <u>Microprocessor</u>	Sub Code : <u>15EC42</u>	Date : <u>11/04/18</u>		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
I	a	<p>Assembler Directives of 8086 &amp; operators</p> <p>1) DB - Define Byte 2) DW - Define Word 3) DD - Define Quadword 4) DT - Define Tenbytes 5) ASSUME - Assume Logical segment 6) END - End of program 7) ENDP - End of procedure 8) ENDS - End of segment 9) EVEN - Align on Even address 10) EQU - Equate 11) EXTRN - External access 12) PUBLIC - Publically access 13) GROUP - Group Related segments</p> <p>14) LABEL - Allocation of Labels 15) ORG - Originatio of segment 16) PROC - call for procedure 17) PTR - Pointer 18) PUBLIC - access publically 19) SEG - Segment of label 20) SEGMENT - Logical segment 21) SHORT - Length of displacement (+1 to -128) 22) TYPE - operator label type 23) GLOBAL - Variables</p>	7	C210.2	L1, L2, L3	
I	b	<p>Addition of Two 16 digit packed BCD Number</p> <p>Data segment</p> <p>M1 dw 1234h, 5678h, 5678h, 1234h M2 dw 5678h, 1234h, 1234h, 5678h Res dw 0000h, 0000h, 0000h, 0000h.</p> <p>data ends Assume CS: code, ds, data, code segment MOV AX, data MOV DS, AX Lea SI, M1+3 Lea DI, M2+3 Lea BX, Res+3 MOV CL, 04h</p> <p>up: MOV AX, [SI] MOV DX, [DI] ADC AX, DX MOV [BX], AX dec SI dec DI dec BX dec CD jnz up MOV AH, 4Ch int 21h code ends</p>	6	C210.2	L1, L2, L3	

Staff-In-Charge

Module Coordinator

HOD



S J P N Trust's

**Hirasugar Institute of Technology, Nidasoshi.***Inculcating Values, Promoting Prosperity*

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

Exam.

IA II

Even Sem  
(2017-18)**SECOND INTERNAL ASSESSMENT**

Sem: IV

Sub: Microprocessor

Sub. Code: 15EC42

Date: 11/04/18


Time: 03:00pm-04:00pm

Max. Marks: 25

*Note: Answer two full questions, draw sketches wherever necessary.*

Q. No	Discription of Question		Marks	CO	RBT LEVEL
1	a	Explain all the Assembler directives and Operators of 8086 with examples.	7	C210.2	L1,L2,L3
	b	Write an Assembly level Language program to add two 16 digit packed BCD number.	6	C210.2	L1,L2,L3
<b>OR</b>					
2	a	Explain all the logical & string manipulation instruction of 8086 with examples.	6	C210.2	L1,L2,L3
	b	Explain all the Flag manipulation and processor control instruction of 8086 with examples.	7	C210.2	L1,L2,L3
3	a	What do you mean by IVT? Explain IVT of 8086 processor.	6	C210.3	L1,L2,L3
	b	Explain the classification of interrupts in 8086. Explain 8086 interrupt mechanism.	6	C210.3	L1,L2,L3
<b>OR</b>					
4	a	Explain Hardware interrupts of 8086	6	C210.3	L1,L2,L3
	b	Explain Interrupt INT N interrupt instruction	6	C210.3	L1,L2,L3

  
Course Coordinator  
Module Coordinator  
HOD



S J P N Trust's

Hirasugar Institute of Technology, Nidasoshi.

Inculcating Values, Promoting Prosperity

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

ECE Dept.

Exam.

Scheme

Even Sem  
(2017-18)

Page. No. 2 / 4

SCHEME OF EVALUATION IA- II

Sem :	IV	Subject :	Microprocessor	Sub Code :	15EC42	Date :	11/04/18
Q. No.	Bit	Description		Marks	CO's	RBT LEVEL	
2	a	Logical & String Manipulation instruction of 8086. with examples  ① Logical Instructions 1) AND - Logical AND 2) OR - Logical OR 3) NOT - Logical Invert 4) XOR - Logical Exclusive OR 5) TEST - Logical compare instruction 6) SHL/SAL - Shift logical/Arithmetic Left 7) SHR - Shift Logical Right 8) SAR - Shift Arithmetic "		9) ROR - Rotate without carry Right 10) ROL - Rotate Left without carry 11) RCR - Rotate Right with carry 12) RCL - Rotate Left through carry String Instn 13) REP - Repeat Prefix 14) MOVSB/MOVSQ - 15) CMPS - compare string 16) SCAS, LODS, STOS	6	C210.2	L1, L2, L3
2	b)	Flag manipulation & processor control Instn  1) CLC - Clear carry flag 2) CMC - Complement carry 3) STC - Set carry flag 4) CLD - Clear direction flag 5) CLI - Clear Interrupt " 6) STI - Set interrupt "		7) WAIT - 8) HLT 9) NOP 4) ESC 5) LOCK	7	C210.2	L1, L2, L3

Staff-In-Charge

Module Coordinator

HOD





**SCHEME OF EVALUATION IA- II**

Sem : IV		Subject : Microprocessor	Sub Code : 15EE42	Date : 11/04/18		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
3	a)	<p>IVT - Interrupt Vector Table</p>	6	C210.3	L1, L2, L3	
3	b)	<p>Classification</p> <p>1) Maskable Interrupt      1) Hardware Interrupt</p> <p>2) Non maskable              2) Software</p>	6	C210.3	L1, L2, L3	

Staff-In-Charge

Module Coordinator

HOD



S J P N Trust's

# Hirasugar Institute of Technology, Nidasoshi.

*Inculcating Values, Promoting Prosperity*

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

ECE Dept.

Exam.

Scheme

Even Sem  
(2017-18)


Page. No. 4 / 4


## SCHEME OF EVALUATION IA- II

Sem : IV		Subject : Microprocessor	Sub Code : ISE02	Date : 11/04/18		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
4)	a	Hardware interrupt of 8086 1) NMS 2) INTR	6	C2103	L1, L2, L3	
4	b	Explain INT N interrupt instruction	6	C2103	L1, L2, L3	

  
Staff-In-Charge

  
Module Coordinator

  
HOD

**THIRD INTERNAL ASSESSMENT**

Sem: IV

Date: 18/05/18

Sub: Microprocessor

Time: 03:00pm-04:00pm

Sub. Code: 15EC42

Max. Marks:25

*Note: Answer two full questions, draw sketches wherever necessary.*

Q. No	Discription of Question		Marks	CO	RBT LEVEL
1	a	Interface Eight seven segment display using 8255 with 8086.	7	C210.4	L3
	b	What is maximum mode of operation for 8086 CPU explain in detail.	6	C210.4	L3
<b>OR</b>					
2	a	Differentiate between memory mapped I/O & I/O mapped I/O schemes.	6	C210.4	L3
	b	What is minimum mode of operation for 8086 CPU explain in detail.	7	C210.4	L3
3	a	Explain the Architecture of 8087 Processor.	6	C210.5	L3
	b	Explain the difference between Von-Neuman & Harvard CPU architecture.	6	C210.5	L3
<b>OR</b>					
4	a	Explain the interconnection of 8087 with the CPU.	6	C210.5	L3
	b	Explain the difference between CISC & RISC CPU architecture.	6	C210.5	L3

*P. S. J.*  
Course Coordinator

*P. S. J.*  
Module Coordinator

*@*  
HOD




## SCHEME OF EVALUATION - III IA

Sem : IV		Subject : Microprocessor	Sub Code : 15EC42	Date : 18/05/18		
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL	
4	a	<p>Interface Eight Seven Segment display using 8255 with 8086.</p> <p>Ckt diagram port A &amp; port B of 8255 configured to interface Seven segment display is drawn</p> <p>PA = 00H, PB = 02H, PC = 04H, CE = 06H</p>	7	C210.4	L3	
4	b	<p>Maximum mode of operation for 8086 CPU</p> <p>Read operation</p>	6	C210.4	L3	

Staff In Charge

Module Coordinator

HOD




**SCHEME OF EVALUATION**

Sem : IV		Subject : Microprocessor	Sub Code : 15EC42	Date : 18/05/18																
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL															
4	a	<p>Inter connection of 8087 with the CPU</p>	6	C210.5	L3															
4	b	<p>Difference Between CISC &amp; RISC CPU ಅವಕಿತ್ತು</p> <table border="1"> <thead> <tr> <th>CISC</th> <th>RISC</th> </tr> </thead> <tbody> <tr> <td>① Inst<sup>n</sup> size varies</td> <td>① Fixed</td> </tr> <tr> <td>② Inst<sup>n</sup> length 1,2,3 or 4 bytes</td> <td>② 4 bytes</td> </tr> <tr> <td>③ More No. of Inst<sup>n</sup></td> <td>③ Less Num of Inst<sup>n</sup></td> </tr> <tr> <td>④ complex to decode Inst<sup>n</sup></td> <td>④ Easy to Decode</td> </tr> <tr> <td>⑤ Few Register</td> <td>⑤ Many Register</td> </tr> <tr> <td>⑥ H/W complicated</td> <td>⑥ H/W NOT complicated</td> </tr> </tbody> </table>	CISC	RISC	① Inst <sup>n</sup> size varies	① Fixed	② Inst <sup>n</sup> length 1,2,3 or 4 bytes	② 4 bytes	③ More No. of Inst <sup>n</sup>	③ Less Num of Inst <sup>n</sup>	④ complex to decode Inst <sup>n</sup>	④ Easy to Decode	⑤ Few Register	⑤ Many Register	⑥ H/W complicated	⑥ H/W NOT complicated	6	C210.5	L3	
CISC	RISC																			
① Inst <sup>n</sup> size varies	① Fixed																			
② Inst <sup>n</sup> length 1,2,3 or 4 bytes	② 4 bytes																			
③ More No. of Inst <sup>n</sup>	③ Less Num of Inst <sup>n</sup>																			
④ complex to decode Inst <sup>n</sup>	④ Easy to Decode																			
⑤ Few Register	⑤ Many Register																			
⑥ H/W complicated	⑥ H/W NOT complicated																			

Staff-In-Charge

Module Coordinator

HOD




**SCHEME OF EVALUATION**

Sem : IV	Subject : Microprocessor	Sub Code : 15EC42	Date : 18/05/18						
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL				
3	a	<p>Architecture of 8087 processor</p>	6	C210-5	L3				
3	L	<table border="1"> <thead> <tr> <th>Von-Neuman</th> <th>Hardware CPU</th> </tr> </thead> <tbody> <tr> <td> <ul style="list-style-type: none"> <li>① Consists of processor, INST decoder, M/M unit</li> <li>② Execution of INST relatively slow</li> <li>③ RISC &amp; CISC architecture is used</li> <li>④ Parallelism</li> <li>⑤ General mp</li> <li>⑥ Real time SIM</li> </ul> </td> <td> <ul style="list-style-type: none"> <li>① It consists of separate M/M bank, processor, INST decoder</li> <li>② Execution of INST is faster because fetching of code &amp; data separately is simultaneous</li> <li>③ RISC architecture is used</li> <li>④ more parallelism</li> <li>⑤ microcontroller</li> <li>⑥ Real time SIM</li> </ul> </td> </tr> </tbody> </table>	Von-Neuman	Hardware CPU	<ul style="list-style-type: none"> <li>① Consists of processor, INST decoder, M/M unit</li> <li>② Execution of INST relatively slow</li> <li>③ RISC &amp; CISC architecture is used</li> <li>④ Parallelism</li> <li>⑤ General mp</li> <li>⑥ Real time SIM</li> </ul>	<ul style="list-style-type: none"> <li>① It consists of separate M/M bank, processor, INST decoder</li> <li>② Execution of INST is faster because fetching of code &amp; data separately is simultaneous</li> <li>③ RISC architecture is used</li> <li>④ more parallelism</li> <li>⑤ microcontroller</li> <li>⑥ Real time SIM</li> </ul>	6	C210-5	L3
Von-Neuman	Hardware CPU								
<ul style="list-style-type: none"> <li>① Consists of processor, INST decoder, M/M unit</li> <li>② Execution of INST relatively slow</li> <li>③ RISC &amp; CISC architecture is used</li> <li>④ Parallelism</li> <li>⑤ General mp</li> <li>⑥ Real time SIM</li> </ul>	<ul style="list-style-type: none"> <li>① It consists of separate M/M bank, processor, INST decoder</li> <li>② Execution of INST is faster because fetching of code &amp; data separately is simultaneous</li> <li>③ RISC architecture is used</li> <li>④ more parallelism</li> <li>⑤ microcontroller</li> <li>⑥ Real time SIM</li> </ul>								

Staff in Charge

Module Coordinator

HOD



**SCHEME OF EVALUATION**

Sem : <u>IV</u>		Subject : <u>Microprocessor</u>	Sub Code : <u>ISEC42</u>	Date : <u>08/05/18</u>																
Q. No.	Bit	Description	Marks	CO's	RBT LEVEL															
2	a	<p>Differentiate between memory mapped I/O &amp; I/O mapped I/O schemes</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="width: 50%;">MM mapped I/O</th> <th style="width: 50%;">I/O mapped I/O</th> </tr> </thead> <tbody> <tr> <td>① Address is 20 bit</td> <td>① Address is 16 bit</td> </tr> <tr> <td>② All MM related instr can be used to access I/O</td> <td>② IN, OUT instr are used to access</td> </tr> <tr> <td>③ M/I/O signal is made high</td> <td>③ M/I/O signal is made low</td> </tr> <tr> <td>④ maximum memory 1MB</td> <td>④ maximum I/O devices 256 for direct &amp; 65536 for indirect</td> </tr> <tr> <td>⑤ More Hardware Required</td> <td>⑤ Less Hardware Required</td> </tr> <tr> <td>⑥ Faster access compatibility</td> <td>⑥ Slower access compatibility</td> </tr> </tbody> </table>	MM mapped I/O	I/O mapped I/O	① Address is 20 bit	① Address is 16 bit	② All MM related instr can be used to access I/O	② IN, OUT instr are used to access	③ M/I/O signal is made high	③ M/I/O signal is made low	④ maximum memory 1MB	④ maximum I/O devices 256 for direct & 65536 for indirect	⑤ More Hardware Required	⑤ Less Hardware Required	⑥ Faster access compatibility	⑥ Slower access compatibility	6	C210.4	L3	
MM mapped I/O	I/O mapped I/O																			
① Address is 20 bit	① Address is 16 bit																			
② All MM related instr can be used to access I/O	② IN, OUT instr are used to access																			
③ M/I/O signal is made high	③ M/I/O signal is made low																			
④ maximum memory 1MB	④ maximum I/O devices 256 for direct & 65536 for indirect																			
⑤ More Hardware Required	⑤ Less Hardware Required																			
⑥ Faster access compatibility	⑥ Slower access compatibility																			
2	b	<p>Minimum mode operation Timing diagram of minimum mode operation in both Read &amp; write operation</p>	7	C210.4	L3															

*[Signature]*  
Staff in Charge

*[Signature]*  
Module Coordinator

*[Signature]*  
HOD