



S J P N Trust's

# Hirasugar Institute of Technology, Nidasoshi.

*Inculcating Values, Promoting Prosperity*

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

E & E Dept.

Exam.

Internal Assessment

Even Sem(2017-18)

## FIRST INTERNAL ASSESSMENT

Sem: IV  
Date: 07/03/2018

Sub: Operational Amplifier & IC's  
Time: 03:00 PM to 04:00 PM

Sub. Code: 15EE46  
Max. Marks: 25

*Note: Answer two full questions, draw sketches wherever necessary.*

Q. No	Discription of Question	Marks	CO	RBT Level
1	a An op-amp inverting amplifier has resistors of $R_F = 22K\Omega$ and $R_1 = 270\Omega$ , calculate the output voltage produced by a 50mV input.	3	214.1	L2
	b With circuit diagram, explain the operation of difference amplifier. Also show that the output is difference between two inputs with the help of equations.	5	214.1	L1,L2
	c It is observed that when the op-amp is connected in non-inverting mode the voltage at feedback terminal is zero. Discuss the concept with a neat sketch.	5	214.1	L2
<b>OR</b>				
2	a For a non-inverting amplifier configuration make certain adjustments such that the output of the circuit should be same as that of input signal applied. Draw the circuit and discuss in brief.	3	214.1	L1,L2
	b A Capacitor coupled non-inverting amplifier is to have $A_v = 90$ and $V_o = 3V$ . The load resistance is $10K\Omega$ and the lower cutoff frequency is to be 70 Hz. Design a suitable circuit.	4	214.1	L3
	c With neat circuit diagram and waveforms explain the operation of op-amp in two different modes.	6	214.1	L2
3	a Draw the block diagram of op-amp and explain in brief.	6	214.1	L1,L2
	b Draw and explain capacitor coupled non inverting amplifier. Also suggest the suitable modifications to get high $Z_{in}$ for the same circuit.	6	214.1	L2
<b>OR</b>				
4	a Derive the closed loop voltage gain equation for the voltage series feedback amplifier.	6	214.1	L2
	b For the non-inverting amplifier using single supply $R_{ia} = 50\Omega = R_O$ , $C_i = C_1 = 0.1\mu F$ . $R_1 = R_2 = R_3 = 100k\Omega$ , $R_f = 1M\Omega$ , $V_{cc} = +15V$ , $A_f = 11$ , $u_{GB} = 1MHz$ . Calculate bandwidth of amplifier. Draw the circuit diagram.	6	214.1	L2,L3

Course Coordinator

Module Coordinator

HOD  
NIDASOSHI 571236



**SCHEME OF EVALUATION**

Sem: 4	Subject: OALT	Sub Code: 15EE46	Date: 04.03.18.
--------	---------------	------------------	-----------------

Q. No.	Bif	Description	Marks	CO's
1	a.	output voltage — 1M. circuit — 2M.		
	b.	DSF. amplr. circuit — 2M op <sup>2</sup> — 1M opp eq <sup>2</sup> — 2M		
	c.	virtual ground + op <sup>2</sup> + circuit 2+1+2M.		
2	a.	voltage follower circuit + op <sup>2</sup> 4M		
	b.	calculations of element values of circuit — 3+1M.		
	c.	inv mode freq-Inv. circuit + op <sup>2</sup> + w/f. 2+2+2M		
3	a.	Block Diagram + op <sup>2</sup> 2+4M.		
	b.	cap coupled non-Inv amp — 4M — High Z <sub>in</sub> — 2M.		
4	a.	Voltage-series fb. amp. — Gain — 6M		
	b.	Band width — 5M circuit — 1M		
<p>————— X —————</p> <p><math>R_F = 22K\Omega</math>      <math>R_1 = 270\Omega</math></p>				
1	(a)	$V_i = 50mV$ $\therefore V_{out} = Gain \cdot V_{in}$ for inverting amplifier — $Gain = -\frac{R_F}{R_1} =$ $\therefore Gain = -22K/270 = 81.48$ $\therefore V_{out} = 81.48 \times 50m = 4.07V$		
	(b)			

Course Coordinator

Module Coordinator

HOD



SCHEME OF EVALUATION


Date :

Sem : Subject : Sub Code : Marks CO's

Q. No. Bit Description

Using Superposition Theorem,

case i) :  $V_2 = 0$



Here  $R_1 = R_F$

$$\therefore \frac{V_1}{R_1} = \frac{0 - V_{out1}}{R_F}$$


$$\therefore V_{out1} = -\frac{R_F}{R_1} \cdot V_1$$

case ii) :  $V_1 = 0$

using voltage divider rule

$$V_- = V_{out2} \cdot \frac{R_1}{R_1 + R_F}$$

$$V_+ = V_2 \cdot \frac{R_g}{R_2 + R_g}$$



WCT  $V_+ = V_- \therefore V_{out2} = \frac{R_1 + R_F}{R_1} \cdot \frac{R_g}{R_2 + R_g} \cdot V_2$

$$\therefore V_{out} = V_{out1} + V_{out2}$$
$$\therefore V_{out} = V_2 \cdot \frac{R_g}{R_2 + R_g} \cdot \frac{R_1 + R_F}{R_1} - \frac{R_F}{R_1} \cdot V_1$$

IF  $R_1 = R_2 = R_F = R_g$

$$\therefore V_{out} = V_2 - V_1$$


c) Virtual Grounding.

when op-amp is connected in ~~non~~ in. mode the non-in. terminal is directly connected to gnd.

**SCHEME OF EVALUATION**

Page No.: 2 /


Subject: Description Date:



as  $V_+ = V_-$   
 the  $v_{in}$  @  $in$  terminal  
 is also zero.

the terminal is not connected to  $gnd$  but still  
 $v_{in}$  @ that part is zero so called virtual  $gnd$ .


(a) It is voltage follower circuit.



- \* It is a non-inverting amp.
- \* here  $R_1 = R_2 = 0$ .
- \* it is directly short circuited

\* as the gain is 1.  $\therefore \underline{V_o = V_{in}}$

(b) Capacitor coupled Non-inverting amp.



WKT.  $R_{1(max)} = \frac{0.1 V_{BE}}{I_{B(max)}} = \frac{0.01 \times 0.7}{500\mu} = 140\Omega$

12/2 12/10/2

Course Coordinator

Module Coordinator

HOD



**SCHEME OF EVALUATION**

Date :

Sub Code :

Marks

CO's

Sem :

Subject :

Description

Q. No. Bit

$$R_3 = \frac{V_o}{I_2}$$

$$\therefore R_3 = \frac{33.33m}{50\mu A} = \underline{\underline{670\Omega}}$$

we have  $V_o = A_v \cdot V_i$

$$\therefore V_i = \frac{V_o}{A_v} = \frac{3}{90} = \underline{\underline{33.33mV}}$$

$$\boxed{670\Omega}$$

$$I_2 = \frac{V_i}{R_3} = \frac{33.33m}{670} = \underline{\underline{49.75\mu A}}$$

$$\therefore R_2 \neq R_3 = \frac{V_o}{I_2} \Rightarrow R_2 = \frac{3}{50\mu A} - R_3 = \underline{\underline{59.33k\Omega}} \approx \underline{\underline{68k\Omega}}$$

$$C_1 = \frac{1}{2\pi f \left(\frac{R_1}{10}\right)} = 0.19\mu F$$


$$\boxed{C_1 = 0.18\mu F}$$

$$C_2 = \frac{1}{2\pi f R_L} = 0.23\mu F$$

$$\boxed{C_2 = 0.22\mu F}$$

—X—

3 (a) Block Diagram:



FIP stage  $\rightarrow$  It is a Differential Amplifier

Intermediate  $\rightarrow$  multistage amplifier  
It provides additional  $v_g$  gain.

SCHEME OF EVALUATION

Subject :	Sub Code :	Date :
-----------	------------	--------

we have  $V_i = V_s - V_f$  or  $V_s = V_i + V_f$

$$A_f = \frac{V_o}{V_c} = \frac{V_o}{V_i + V_f}$$


∴  $N_1$  &  $D_1$  by  $\cdot V_i$

$$A_f = \frac{V_o/V_i}{V_i/V_i + V_f/V_i} = \frac{A}{1 + V_f/V_i} = \frac{A}{1 + \left(\frac{V_f}{V_o} \cdot \frac{V_o}{V_i}\right)}$$

$$A_f = \frac{A}{1 + \beta A}$$

→

(b)



for IC 741  
K = 0.909.

$$f_H = \frac{(4GB)K}{A_f} = \frac{1 \text{ MHz} \cdot (0.909)}{11} = 82.64 \text{ kHz}$$

$$f_L = \frac{1}{2\pi C_i [R_{if} + R_{in}]} = \frac{1}{2\pi (0.1\mu) [50 + 0]} \leftarrow \text{not given} = 31.83 \text{ kHz}$$

Bandwidth  $B_w = f_H - f_L$   
 $= 82.64 \text{ K} - 31.83 \text{ K}$

$$= 50.8 \text{ kHz}$$

→



**SCHEME OF EVALUATION**


Sem :	Subject :	Sub Code :	Date :
-------	-----------	------------	--------

Marks	CO's
-------	------

Q. No. Bit

Description

3 (b) cap-coupled non-inv. amp.




Acce


$Z_{in} = R_1$  &  $R_1 = R_2 || R_3$ .

$X_{c1} = Z_{in}/10$  @  $f_1$ .       $X_{c2} = R_L$  @  $f_1$ .

modified .ckt



4 (a) Voltage-series feedback amplifier.



$A = \frac{V_o}{V_i}$  ← Tfr gain without feedback

$A_f = \frac{V_o}{V_s}$  ← Tfr gain with feedback

Course Coordinator

Module Coordinator

HOD








**SCHEME OF EVALUATION**

Sem I 4	Subject I	OAL I	Sub Code : BEE 46	Date : 11.04.2018
Q. No. III	Description			Marks / CO's

1 (a) Adjustable Voltage Regulator.



→ Here op  $V_{tg}$  can be greater than or less than the zener voltage  $V_z$ .

→  $V_{R3} \leftarrow V_{tg}$  across  $R_3$   
 when op  $V_{tg}$  falls below  $V_z$ , the op-amp output moves in the direction till  $V_{R3} = V_z$ .

→  $V_o = V_z \left( \frac{R_2 + R_3}{R_3} \right)$ .

(b) Given  $I_f = 1mA$

$\therefore R_1 = \frac{V_{ref}}{I_f} = \frac{1.25}{1m} = 1.2k\Omega$  8/20

Similarly  $R_2 = \frac{V_o - V_{ref}}{I_f} = \frac{6 - 1.25}{1m} = 4.75k\Omega$  8/20

Power Dissipation.

$P_D = (V_o - V_c) I_L$   
 $= (15 - 6) \cdot 200m = 1.8 \text{ watts}$

Course Coordinator

Module Coordinator

HOD



**SCHEME OF EVALUATION**

Date:


Sub Code:

Sem :	Subject :	Description	Marks	CO's
Q. No.	Bit			
		<p><b>circuit diagram:</b></p>		
1	1	<p>Line Regulation <math>\rightarrow \frac{(\Delta V_o \text{ for a } 10\% \text{ change in } V_s)}{V_o} \times 100</math></p> <p>Load Regulation <math>\rightarrow \frac{(\Delta V_o \text{ for } \Delta I_{L(\text{max})})}{V_o} \times 100</math></p> <p>Ripple Rejection <math>\rightarrow 20 \log \left( \frac{V_{rs}}{V_{ro}} \right)</math></p>		
2	1	<p><b>Second order High Pass Filter</b></p>		

## SCHEME OF EVALUATION

Subject: OAI	Sub Code:	Date: 11.04.2018
Description		Marks
		CO's

- @ lower frequency  $C_2$  &  $R_1$  causes a fall off rate of  $-20 \text{ dB/dec}$
- another  $-20 \text{ dB/dec}$  is introduced by  $C_1$  &  $R_2$ .
- @ higher frequencies  $X_{C_1}$  &  $X_{C_2}$  are much smaller than  $R_1$  &  $R_2$  hence they have no effect on the circuit.  
i.e.  $A_v$  gain is equal to 1.



(b)

We have  $X_{C_2} = R_2$  at  $f_2$

$$\therefore C_2 = \frac{1}{2\pi f_2 R_2} \quad \therefore R_2 = \frac{1}{2\pi (10^3) 0.009} = 3182 \Omega \quad \boxed{3.18 \text{ k}\Omega}$$

For  $A_v = 4 \quad \therefore R_1 = \frac{R_2}{4} = 825 \Omega \quad \boxed{820 \Omega}$

For Q-factor we have,  $Q = f_0 / \text{BW}$

$$\therefore f_0 = \sqrt{f_1 f_2} = \sqrt{200 \times 1000} = 447.2 \text{ Hz}$$

$$\& \text{ BW} = f_2 - f_1 = 1000 - 200 = 800 \text{ Hz}$$

$$\therefore Q = \frac{447.2}{800} = 0.559 \approx \underline{0.6}$$


## SCHEME OF EVALUATION

Date :

Sub Code :

Sem : Subject : Description Marks CO

Q. No. Bit



Given, cut-off frequency  $f_H = 15.9 \text{ KHz}$ .

choose  $C = 0.001 \mu\text{F}$

we have  $f_H = \frac{1}{2\pi RC}$

$$\therefore 15.9 \text{ K} = \frac{1}{2\pi R \cdot 0.001 \mu}$$

$$\therefore \boxed{R = 10 \text{ K}\Omega} \text{ std.}$$


Given  $A_F = 15$

$$\therefore A_F = 1 + \frac{R_F}{R_1}$$



$$\therefore \frac{R_F}{R_1} = 14$$

$$\therefore R_F = 14 \cdot R_1$$

$$\therefore \boxed{R_F = 140 \text{ K}\Omega}$$



Q) Schmitt Trigger in inverting mode.



$$UTP = +V_o \cdot \frac{R_2}{R_1 + R_2}$$

$$LTP = -V_o \cdot \frac{R_2}{R_1 + R_2}$$

B) Non-inv. Schmitt circuit

$$UTP \neq LTP = \frac{2R_1}{R_1 + R_2} \times V_{ref}$$

$$V_{sat} = 90\% \text{ of } V_{cc}$$

$$UTP - LTP = \frac{2R_1}{R_1 + R_2} \times V_{sat}$$

$$\beta = 0.9 \times$$

$$UTP = \frac{R_2}{R_1 + R_2} \times V_{sat}$$

$$LTP = \frac{R_2}{R_1 + R_2} \times -V_{sat}$$

$$\therefore UTP - LTP = \frac{R_2}{R_1 + R_2} \cdot 2V_{sat} = \frac{3}{5} - \frac{(-5)}{5} = \underline{8V}$$

$$V_{sat} = 14V$$

Assume  $R_2$   $\therefore \frac{R_2}{R_1 + R_2} \cdot 2(14) = 8$

$$\frac{R_2}{R_1 + R_2} = 0.285$$

$$0.285R_1 + 0.285R_2 = R_2$$

$$0.285R_1 = 0.715R_2$$

$$\therefore R_1 = 2.5R_2$$

Course Coordinator

Module Coordinator

HOD

Asm

$$R_2 = 1k\Omega$$

$$\therefore R_1 = 2.5k\Omega$$

$$\text{std } \underline{3.1k\Omega}$$




**SCHEME OF EVALUATION**


Sem :      Subject :      Sub Code :      Date :

Q. No.    Bit      Description      Marks    CO's

4    (a)    Amplitude stabilization



(b) v<sub>tg</sub> to v<sub>o</sub> converter with grounded load.



(c)  $C = 0.1 \mu F$        $f = 200 \text{ Hz}$

we have  $f = \frac{1}{2\pi RC\sqrt{6}}$

$\therefore R = \frac{1}{2\pi(0.1)(200)\sqrt{6}} = 3248 \Omega$

$3.31 \text{ k}\Omega$

at v<sub>o</sub> max

$A_{v_f} > 29$


$\therefore R_f > 29$

$R_f = 29 \cdot R_{HOD}$

$R_f = 100 \text{ k}\Omega$

Course Coordinator

Module Coordinator





S J P N Trust's

## Hirasugar Institute of Technology, Nidasoshi.

*Inculcating Values, Promoting Prosperity*

Approved by AICTE, Recognized by Govt. of Karnataka and Affiliated to VTU Belagavi.

E & E Dept.

Exam.

Internal Assessment

Even Sem(2017-18)

Sem: IV  
Date: 07/03/2018

**THIRD INTERNAL ASSESSMENT**  
Sub: Operational Amplifier & IC's  
Time: 03:00 PM to 04:00 PM

Sub. Code: 15EE46  
Max. Marks: 25

*Note: Answer two full questions, draw sketches wherever necessary.*

Q. No	Description of Question	Marks	CO	RBT Level
1	a Explain the precision full wave rectifier circuit as a combination of half wave rectifier and summing circuit.	6	214.4	L2
	b With diagram explain the working of op-amp sample and hold circuit.	4	214.4	L3
	c Draw and briefly explain working of dual slope ADC.	3	214.4	L1
<b>OR</b>				
2	a Draw the circuit diagram for symmetrical clipping circuit consisting of two dead zone circuit and a summing circuit. (draw only)	3	214.4	L2
	b Draw and explain the circuit of peak detector. Draw the waveforms.	5	214.4	L3
	c With neat circuit explain three bit R-2R DAC.	5	214.4	L2
3	a With block diagram, explain Phase Locked Loop in detail.	5	214.5	L2
	b Explain PLL IC 565 application as frequency multiplier.	4	214.5	L3
	c Explain the function of various pins of IC 555 timer.	3	214.5	L2
<b>OR</b>				
4	a A monostable multivibrator circuit uses a 5V supply. Determine suitable component values to produce a 700 $\mu$ sec output pulse when the circuit is triggered.	6	214.5	L3
	b An astable multivibrator is to be designed for getting rectangular waveform for $t_{ON} = 0.6$ ms. Total time period = 1ms. Assume C = 0.1 $\mu$ F draw the circuit diagram.	6	214.5	L3




**SCHEME OF EVALUATION**


Sem : IV Subject : OALF Sub Code : 15EE46 Date : 17.05.2018

Q. No. Bit Description Marks CO's

I ① Precision full wave rectifier.



② Sample & hold circuit.



③ Dual Slope ADC.




**SCHEME OF EVALUATION**

Sem :	Subject :	Sub Code :	Date :
Q. No.	Bit	Description	Marks
2	a	<p>Symmetrical clipping circuit.</p>	
	b	<p>Peak Detector</p> <p>← Precision Rectifier → ← Holding capacitor → ← Voltage follower →</p> <p><u>wave form :</u></p>	


SCHEME OF EVALUATION

Sem :	Subject :	Sub Code :	Date :
Q. No. Bit	Description		Marks
			CO's

3. (a) Phase Locked Loop -



(b) Frequency multiplier using PLL.



(c) Pin Diagram of IC-555.

