

Third Semester B.E Degree Examination, June/July-2015.

ANALOG ELECTRONIC CIRCUITS

PART-A


1. (a) State and explain the various resistance levels of the semiconductor diode. [06 Marks]

- Three resistance levels of the diode are,
  - DC or static Resistance
  - AC or Dynamic Resistance
  - Average AC Resistance

(i) DC or static Resistance:



For a circuit containing diode if dc voltage is applied, dc c/n flows. The opposition offered by the circuit to the flow of dc current is called DC or static resistance

$$R_D = \frac{V_D}{I_D}$$



(ii) AC or Dynamic Resistance:

The resistance of the diode to the flow of ac current is called the ac or dynamic resistance.




$$r_D = \frac{\Delta V_D}{\Delta I_D}$$

@ here:  
 $\Delta V_D$  ← change in ac diode v/ty.  
 $\Delta I_D$  ← corresponding change in ac diode c/n.

(iii) Average AC Resistance:


The AC or Dynamic resistance is measured under small signal operation. If AC input signal is large it produces a broad swing about Q-point. The resistance associated with the device under large signal op<sup>n</sup> is called the average ac res.



$$r_{avg} = \frac{\Delta V_D}{\Delta I_D} \text{ point-to-point}$$

b) Explain the working of a full wave centre tapped rectifier. Also determine Ripple factor, efficiency and voltage regulation. (10 Marks)

→ Circuit Diagram:



\* The FWR conducts during both the +ve half cycles of AC input.  
\* Two diodes are used here, both feed a common load RL.

Working:


\* During the half cycle: terminal A is positive & terminal B is -ve. i.e. diode D1 will be forward biased & hence will conduct.  
\* Diode D1 supplies the load  $i_L$  i.e.  $i_L = i_{D1}$ .

\* During -ve half cycle the polarity reverses i.e. B is +ve & A is -ve. The diode D2 conducts which D1 is reverse biased.

\* Now, D2 supplies load  $i_L$

$\therefore i_L = i_{D2}$

\* It should be noted that during both cases  $i_L$  flows in same dir.



\* Ripple Factor:

$$R.F = \sqrt{\left[\frac{I_{RMS}}{I_{DC}}\right]^2 - 1}$$

For FWR  $I_{RMS} = \frac{I_m}{\sqrt{2}}$   
 $I_{DC} = \frac{2I_m}{\pi}$

$$\therefore R.F = \sqrt{\left[\frac{I_m/\sqrt{2}}{2I_m/\pi}\right]^2 - 1}$$

$$= \sqrt{\frac{I_m^2/2}{4I_m^2/\pi} - 1} = \sqrt{\frac{\pi^2}{8} - 1}$$

$$= 0.48$$

\* Efficiency:

$$\eta = \frac{P_{DC \text{ output}}}{P_{AC \text{ input}}}$$

$$= \frac{\frac{4}{\pi^2} I_m^2 R_L}{\frac{I_m^2}{2} (R_f + R_s + R_L)}$$

But if  $R_f + R_s \ll R_L$   
 $\therefore \eta = \frac{8R_L}{\pi^2 R_L} = \frac{8}{\pi^2}$

$$\therefore \eta_{max} = \frac{8}{\pi^2} \times 100 = 81.2\%$$


\* Voltage Regulation:

for FWR:  
 $(V_{DC})_{NL} = \frac{2E_m}{\pi}$   
 $(V_{DC})_{FL} = I_{DC} R_L$

$$\%Reg = \frac{(V_{DC})_{NL} - (V_{DC})_{FL}}{(V_{DC})_{FL}} \times 100$$

$$\%R = \frac{R_f}{R_L} \times 100$$

c) Design a suitable circuit represented by the box shown below, which has the input and output waveforms as indicated. (04 Marks)




→ Solution:

Given  $V_m = 10V$

as diode is made of Si  $V_K = 0.7V$

We have  $V_o = -2V_m + V_K$   
 $= -2 \times 10 + 0.7$   
 $= -20 + 0.7 = \underline{\underline{-19.3V}}$

$\therefore -19.3 + V_R = -17.3$   
 $\therefore V_R = \underline{\underline{2V}}$



we have for -ve clamping  
 $V_o = V_{in} - V_K$   
 $V_c = 2 + 0.7 - V_{in}$   
 $= -10 + 2.7$   
 $V_c = \underline{\underline{-7.3}}$

now for  $V_{in} = 10V$   
 $V_o = V_{in} - V_K$   
 $= 10 - 7.3$   
 $= \underline{\underline{2.7V}}$


for  $V_{in} = -10V$   
 $V_o = V_{in} + V_K$   
 $= -10 + 0.7$   
 $= \underline{\underline{-9.3V}}$

2. Name different biasing methods of transistor. With circuit diagram analyze the fixed bias circuit, with effect of variation in  $I_B$ ,  $R_C$  and  $V_{CC}$  on Q-pt of load. (10 Marks)

→ Different biasing methods:

- (i) Fixed Bias      (ii) Emitter Bias  
 (iii) Voltage Divider Bias      (iv) collector feedback Bias.

FIXED BIAS:



Applying KVL to base circuit,

$$V_{CC} - I_B R_B - V_{BE} = 0 \quad \text{--- (1)}$$

$$\therefore I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$\text{or } I_B \approx \frac{V_{CC}}{R_B}$$

wkt,  $I_C = \beta I_B$

$$\therefore V_{CC} = V_{CE} + I_C R_C$$


$$\therefore I_C = \frac{V_{CC} - V_{CE}}{R_C}$$

$$\& I_{C(\text{sat})} = \frac{V_{CC}}{R_C}$$

Load line analysis:

For fixed bias circuit we have,

$$I_C = \frac{V_{CC} - V_{CE}}{R_C} = \left[ \frac{1}{R_C} \right] V_{CC} - \left[ \frac{1}{R_C} \right] V_{CE} = \left[ \frac{1}{R_C} \right] V_{CC} - \left[ \frac{1}{R_C} \right] V_{CE}$$



Comparing the eq<sup>n</sup> of  $I_c$  with straight line eq<sup>n</sup>  
ie  $y = mx + c$  where  $m \leftarrow$  slope &  $c \leftarrow$  pt of intercept on y-axis.


Then draw a line on the graph of  $I_c$  vs  $V_{CE}$   
which is having slope  $-1/R_c$  & y-intercept @  $\frac{V_{CC}}{R_c}$ .

To determine these points assume:  
 $V_{CE} = V_{CC}$  &  $V_{CE} = 0$ .

$\therefore$  when  $V_{CE} = V_{CC}$  ;  $I_c = 0 \leftarrow$  we get point A.  
 $V_{CE} = 0$  ;  $I_c = \frac{V_{CC}}{R_c} \leftarrow$  we get point B.


In load line fig:

The line AB  $\rightarrow$  is called DC LOAD LINE.  
(only dc cond<sup>s</sup> are considered)



b) Explain the circuit of a transistor switch being used as an inverter. (04 Marks)

→ When biased in the middle of active region, transistor works as a faithful amplifier. When operated between cut-off and saturation, transistor works as a switch or an inverter.



KVL to Base-Emitter circuit,

$$V_i = I_B R_B + V_{BE}$$

$$\therefore I_B = \frac{V_i - V_{BE}}{R_B}$$

KVL to collector-emitter circuit,

$$\therefore I_C = \frac{V_{CC} - V_{CE}}{R_C}$$

@ saturation —  $V_{CE} = V_{CE(sat)}$   
 $I_C = I_{C(sat)}$

$$R_{C(sat)} = \frac{V_{CE(sat)}}{I_{C(sat)}}$$

And  $V_{CE(sat)} = 0$  &  $I_{C(sat)} = 0 \therefore \underline{R_{C(sat)} = 0 \Omega}$

@ cut-off —  $R_{cut-off} = \frac{V_{CE}}{I_{CE}}$

$$V_{CE} = V_{CE(cut-off)} = V_{CC}$$

$$\& I_{CE} = 0$$

$\therefore \underline{R_{cut-off} = \infty \Omega}$  [open ckt betw C & E when operated in cut-off].


5)

c) In a voltage divider bias circuit of BJT.

$V_{CC} = 20V, R_C = 10K\Omega, R_E = 1.5K\Omega, R_1 = 40K\Omega, R_2 = 4K\Omega$

Assume silicon transistor with  $\beta = 150$ . Find  $I_C, V_{CE}$  and  $I_{C(sat)}$  using exact analysis. (06 Marks)

→ solution



Given:

$V_{CC} = 20V, R_C = 10K\Omega$   
 $R_E = 1.5K\Omega, R_1 = 40K\Omega$   
 $R_2 = 4K\Omega, \beta = 150$

$R_{Th} = R_1 \parallel R_2$   
 $= \frac{40K\Omega \times 4K\Omega}{40K\Omega + 4K\Omega} = \underline{\underline{3.63K\Omega}}$

We know that,  $V_{Th} = V_{CC} \cdot \frac{R_2}{R_1 + R_2}$   
 $= 20 \cdot \frac{4}{40K + 4K} = \underline{\underline{1.82V}}$

$I_B = \frac{V_{Th} - V_{BE}}{R_{Th} + (\beta + 1)R_E} = \underline{\underline{4.86\mu A}}$

We have,  $I_E = \beta I_B = \underline{\underline{0.729mA}}$

$V_{CE} = V_{CC} - I_C (R_C + R_E)$   
 $= 20 - 0.729(10K + 1.5K) = \underline{\underline{11.62V}}$

and  $I_{C(sat)} = \frac{V_{CC}}{R_C + R_E} = \underline{\underline{1.74mA}}$

→ x →



3) Define h-parameters & hence derive h-parameters model of CE-BJT. 06

→ h-parameters:

The  $r_e$  model for a transistor is sensitive to the dc level of operation of the amplifier. The input resistance will vary with dc operating pt

The defining equations for h-parameters are:

$$V_i = f_1(I_i, V_o)$$

$$= h_{11} I_i + h_{12} V_o$$

$$I_o = h_{21} I_i + h_{22} V_o$$

$$I_o = f_2(I_i, V_o)$$

$$= h_{21} I_i + h_{22} V_o$$

$$= h_f I_i + h_o V_o$$



$$h_{11} = h_i = \left. \frac{V_i}{I_i} \right|_{V_o=0}$$

$$h_{12} = h_r = \left. \frac{V_i}{V_o} \right|_{I_i=0}$$

$$h_{21} = h_f = \left. \frac{I_o}{I_i} \right|_{V_o=0}$$

$$h_{22} = h_o = \left. \frac{I_o}{V_o} \right|_{I_i=0}$$


### CE-BJT




→



3 (b) Explain with a neat circuit diagram of emitter follower configuration. Justify how voltage gain is nearly equal to one. 06



\* i/p signal is applied to base through <sup>coupling</sup> capacitor  $C_1$ .  
 o/p is taken from emitter.



$$V_i = V_{be} + V_o$$

neglecting  $V_{be}$

$$\underline{V_i = V_o}$$


i.e. o/p v<sub>g</sub> follows i/p v<sub>g</sub>

from eq 2 (i) .  $A_v = \frac{V_o}{V_i} \approx 1$

hence the proof

— x —

3 c). For the circuit shown below. Determine  $V_{CC}$ , if  $A_V = -160$  and  $r_o = 100k\Omega$ . Take  $\beta = 100$ .



→

$$A_V = \frac{-r_o \parallel R_L}{r_e}$$

$$-160 = \frac{-100k\Omega \parallel 2.3k\Omega}{r_e} \Rightarrow \boxed{r_e = 19.96\Omega}$$

$$r_e = \frac{26mV}{I_E} \Rightarrow I_E = \frac{26mV}{19.96} = \underline{\underline{1.3mA}}$$

$$V_{E3} = V_{BE} + I_E R_E = 0.7 + (1.3mA)(1k\Omega) = \underline{\underline{2V}}$$

$$V_{E3} = \frac{V_{CC} R_2}{R_1 + R_2}$$

$$V_{CC} = \frac{V_{E3} (R_1 + R_2)}{R_2}$$


$$= \frac{(2V) [82k\Omega + 5.6k\Omega]}{5.6k\Omega} = \underline{\underline{31.2V}}$$

✗

4.

1) Draw the single stage RC coupled BJT amplifier and discuss the effect of [low freq response]:

- (i) Input capacitance  $C_s$
- (ii) Output capacitance  $C_c$  and
- (iii) Emitter bypass capacitance  $C_e$  on freq response. 0.5 Marks



$$X_{Cs} = \frac{1}{2\pi f C_s}$$

$$V_o = V_s \cdot \frac{R_i}{R - jX_c}$$

we have

$$\text{Voltage Gain} = A_v = \frac{V_o}{V_i}$$

$$= \frac{R_i}{R - jX_c} = \frac{1}{1 - j \left[ \frac{X_c}{R} \right]}$$

Here  $R_i = R_1 \parallel R_2 \parallel h_{ie}$

$$\therefore V_o = V_c \cdot \frac{R_c}{R_o + R_c - jX_{cc}}$$

where

$$R_o = r_o \parallel R_e$$

$$f_{Ls} = \frac{1}{2\pi [R_s + R_i] C_s}$$

$$\text{and } f_{Lc} = \frac{1}{2\pi [R_o + R_c] C_c}$$

$$\text{and } f_{Le} = \frac{1}{2\pi R_e C_e}$$

b) Prove that miller effect of input capacitor

$C_{mi} = (1 - A_v) C_f$  and output capacitance


$C_{mo} = (1 - \frac{1}{A_v}) C_f$ .

(10 Marks)


→ The miller effect accounts for the increase in the equivalent input capacitance of an inverting voltage amplifier due to amplification of the effect of capacitance between the input and output terminals.

Consider a inverting amplifier, with gain

$A_v = \frac{V_o}{V_i}$  and a capacitance ' $C_f$ ' between i/p & o/p.



As it is inverting amp  $V_i$  &  $V_o$  are  $180^\circ$  out of phase so ' $A_v$ ' is ve.



Here: Let  $R_i = \frac{V_i}{I_1}$  or  $I_1 = \frac{V_i}{R_i}$   
 and  $Z_f = \frac{V_i}{I_2}$  or  $I_2 = \frac{V_i}{Z_f}$

KCL @ node 'A'  $I_1 = I_2 + I_2$  ——— ①

$\therefore I_2 = \frac{V_i - V_o}{X_{Cf}}$

$= \frac{V_i - V_i A_v}{X_{Cf}}$

because @KT:  $V_o = V_i A_v$ .

$I_2 = \frac{V_i [1 - A_v]}{X_{Cf}}$

Put  $I_1$ ,  $I_1$  and  $I_2$  in eqn ①,

$\frac{V_o}{Z_i} = \frac{V_i}{R_i} + \frac{V_i [1 - A_v]}{X_{Cf}}$

$$\text{ce } \frac{1}{Z_i} = \frac{1}{R_i} + \frac{(1-A_v)}{X_{cf}}$$

It can be written as,

$$\frac{1}{Z_i} = \frac{1}{R_i} + \frac{1}{\left(\frac{1-A_v}{X_{cf}}\right)} \Rightarrow \frac{1}{Z_i} = \frac{1}{R_i} + \frac{1}{X_{cmi}}$$

where  $X_{cmi} = \frac{X_{cf}}{1-A_v}$  ——— ②

R  $X_{cf} = \frac{1}{2\pi f C_f}$

$$X_{cmi} = \frac{1}{2\pi f [1-A_v] C_f}$$

$$X_{mi} = \frac{1}{2\pi f C_{mi}}$$


where  $C_{mi} = [1-A_v] C_f$

$C_{mi}$  is called the Miller input cap.

where  $Z_i = R_i \parallel C_{mi}$ .

Miller

Output Capacitance:  $(C_{mo})$



W

$$Z_o = \frac{1}{2\pi f C_{mo}}$$

$$C_{mo} = \left[1 - \frac{1}{A_v}\right] C_f$$

— X —

c) It is desired that the voltage gain of an RC-coupled amplifier at 60 Hz should not decrease by more than 10% from its mid-band value. Calculate: (i) the lower 3 dB frequency, (ii) the required C if  $R = 2000 \Omega$ .

→ Solution:

We know that 60 Hz lies in the low frequency region.

$$(i) |A_v| = \frac{1}{\sqrt{1 + \left[\frac{f_1}{f}\right]^2}}$$

at  $f = 60 \text{ Hz}$   $|A_v| = 0.9 \leftarrow \text{given.}$

$$\therefore 0.9 = \frac{1}{\sqrt{1 + \left[\frac{f_1}{60}\right]^2}}$$

$$\text{i.e. } \boxed{f_1 = 29 \text{ Hz}}$$

$$(ii) f_1 = \frac{1}{2\pi RC}$$


$$C = \frac{1}{2\pi f_1 R} = \frac{1}{2\pi (29) (2000 \Omega)}$$

$$\therefore \boxed{C = 2.74 \mu\text{F}}$$


→ x →

## PART-B

5) Derive expressions for  $Z_i$  and  $A_i$  for a Darlington emitter follower circuit. 10 Marks



D-emitter follower circuit



AC equivalent circuit.

→ In AC equi D-trans is replaced by  
 (i) an i/p res  $Z_i$  bet<sup>n</sup> B & E.  
 (ii) controlled ch source  $\beta_D I_b$  bet<sup>n</sup> C & E

To the base of Darlington transistor input is applied through input coupling capacitor  $C_1$ .  
 The output is taken from emitter through the output coupling capacitor  $C_2$ .

AC Input Impedance ( $Z_i$ ):

KVL to i/p ckt;

$$\text{i.e. } V_i = I_b R_B + I_b Z_i + I_e R_E$$

We have:  $I_e = (1 + \beta_D) I_b$ ,

$$\therefore Z_b = \frac{V_i}{I_b} = R_B + (1 + \beta_D) R_E \quad \text{--- (1)}$$

but as  $\beta_D$  is very high

$$Z_b \approx \beta_D R_E \quad \text{--- (2)}$$

$$\therefore Z_i = \frac{V_i}{I_i} = R_B \parallel Z_b$$

AC current gain ( $A_i$ ):

(WPK),  $A_i = \frac{I_o}{I_i} = \frac{I_e}{I_b} \cdot \frac{I_b}{I_i}$

but  $I_o = I_e$

$$\therefore A_i = \frac{I_e}{I_b} \cdot \frac{I_b}{I_i} \quad \text{--- (1)}$$

$$I_e = (1 + \beta_D) I_b \approx \beta_D I_b \quad \text{--- (2)}$$

$$\therefore \frac{I_e}{I_b} = \beta_D \quad \text{--- (3)}$$

KCL:  $I_i = \frac{V_i}{R_B} + I_b$   $\left\{ \because Z_b \frac{V_i}{I_b} \right.$

using  $V_i = I_b Z_b$  we get,



$$I_i = \frac{I_b Z_b}{R_B} + I_b = I_b \left[ \frac{Z_b}{R_B} + 1 \right]$$

$$\text{or } = I_b \left[ \frac{Z_b + R_B}{R_B} \right]$$

$$\Rightarrow \frac{I_b}{I_i} = \frac{R_B}{Z_b + R_B} \quad \text{--- (4)}$$

Use eqn (3) & (4) in eqn (1) we get,

$$A_i = \beta_d \frac{R_B}{Z_b + R_B} \quad \text{--- (5)}$$


We have  $Z_b = \beta_d R_E$ .

$$\therefore A_i = \beta_d \frac{R_B}{\beta_d R_E + R_B}$$

Mention the types of feedback connections. Draw their block diagrams indicating input & output signals.

(06 Marks)

(i) Voltage-Series feedback:



Gain without feedback  $A = \frac{V_o}{V_i}$


with feedback  $A_f = \frac{V_o}{V_s}$

$A_f$  is closed loop voltage gain.

Feedback factor  $\beta = \frac{V_f}{V_o}$

$$\Rightarrow \underline{V_f = \beta V_o}$$

(ii) Voltage-Shunt feedback




Gain without feedback:  $A = \frac{V_o}{I_i}$

with feedback:  $A_f = \frac{V_o}{I_s}$

Feedback factor  $\beta = \frac{I_f}{V_o}$

$$\text{or } \underline{I_f = \beta V_o}$$

(iii) Current-shunt feedback:




Gain without feedback  $A = \frac{I_o}{I_i}$

with feedback  $A_f = \frac{I_o}{I_i}$

Feedback factor  $\beta = \frac{I_f}{I_o}$

$\therefore I_f = \beta I_o$

(iv) Current-series feedback:



$A = \frac{I_o}{V_i}$

$A_f = \frac{I_o}{V_s}$

$\beta = \frac{V_f}{I_o}$

$\therefore V_f = \beta I_o$

Q) List the general characteristics of a negative feedback amplifier and its advantages [04 Marks]


→ General characteristics:

- 1) stability of Transfer Gain.
- 2) Reduction in Noise.
- 3) Reduction in Frequency Distortions.

Advantages:

- 1) Increased stability gain.
- 2) feedback reduces distortions.
- 3) Bandwidth of amplifier can be increased.

6. a) With a neat diagram, explain the operation of a transformer coupled class-A power amplifier. [07 Marks]



The load is connected to the sec. of tfr with res  $R_L$ .

DC Operation:

Assuming zero ohm res of primary & sec wdgs, so there is no dc vty drop ac primary. @KT, the slope of the dc load line is reciprocal of res. of collector ckt

Here:  $1/R_c = Y_0 = \infty$ .

KVL to collector circuit:

$V_{CC} - V_{CE} = 0$      $\therefore V_{CC} = V_{CE}$     [because we assumed 0r res @ prim.]  
 $V_{CE} = V_{CC}$

& corresponding collector current is  $I_{CQ}$ .

$\therefore$  DC Power  $P_D \Rightarrow \boxed{P_{DC} = V_{CC} \cdot I_{CQ}}$


AC Operation:

Drawing AC load line on the o/p char.

for ac, load on sec. is  $R_L$  & when reflected on prim it is  $R_L'$ .

where  $R_L' = \frac{R_L}{n^2}$     or     $\left(\frac{N_1}{N_2}\right)^2 R_L$ .


4)



Output Power:  
 ac power developed  
 $P_{ac} = V_{rms} \cdot I_{rms}$   
 $= I_{rms}^2 R_L$   
 ac power delivered to load  
 $P_{ac} = V_{rms} I_{rms}$   
 $\therefore P_{ac} = \frac{(V_{max} - V_{min})(I_{max} - I_{min})}{8}$

$$P = \frac{(V_{max} - V_{min})(I_{max} - I_{min})}{8 V_{CC} \cdot I_{CQ}}$$

b) Explain the operation of class-B push pull amplifier and derive its conversion efficiency. [08 Marks]



DC power input:

Each trans. o/p is in the form of half rectified ~~sin~~  $\sin$  wave.

If  $I_m$  is the peak value of o/p c/s

then avg is given by  $= \frac{I_m}{\pi}$  ← [avg value of HWR]

But, 2 trans draws 2 currents of these 2 c/s from the dc supply which are in same direction, so the total dc or avg c/s is algebraic sum of two c/s

$$I_{dc} = \frac{I_m}{\pi} + \frac{I_m}{\pi} = \frac{2I_m}{\pi}$$

∴ The total dc power i/p is,

$$P_{dc} = \frac{2}{\pi} V_{cc} \cdot I_m$$

AC power output:


$$P_{ac} = \frac{V_m I_m}{2} = \frac{V_m^2 R_L}{2} = \frac{V_m^2}{2R_L}$$

∴ Efficiency:

$$\eta = \frac{P_{ac}}{P_{dc}} \times 100 = \frac{\left(\frac{V_m I_m}{2}\right)}{\left(\frac{2}{\pi} V_{cc} I_m\right)} \times 100$$

$$= \frac{\pi}{4} \frac{V_m}{V_{cc}} \times 100$$

max. efficiency:



$$\begin{aligned} \% \eta_{max} &= \frac{\pi}{4} \times \frac{V_m}{V_{cc}} \\ &= \frac{\pi}{4} \times 100 \\ &= \underline{\underline{78.5\%}} \end{aligned}$$



c) The following distortion readings are available for a power amplifier:

$D_2=0.2$ ,  $D_3=0.02$ ,  $D_4=0.06$ , with  $I_1=3.3A$  and  $R_c=4\Omega$ . Calculate:

- (i) the THD (ii) the fundamental power component  
 (iii) the total power. [05 Marks]

$$\rightarrow \text{(i) THD} = \sqrt{D_2^2 + D_3^2 + D_4^2} = \sqrt{(0.2)^2 + (0.02)^2 + (0.06)^2} \times 100$$



$$= \underline{\underline{20.97\%}}$$

$$\text{(ii) } P_1 = \frac{I_1^2}{2} R_c = \frac{3.3^2}{2} \cdot 4 = \underline{\underline{21.78W}}$$

$$\text{(iii) Total Power } P_T = P_1 (1 + D^2) = \underline{\underline{22.74W}}$$

— X —

7. a) Explain the working of Wien Bridge Oscillator. (07)



$$\frac{R_3}{R_4} = \frac{R_1}{R_2} + \frac{C_2}{C_1}$$


freq. of oscillation  $f = \frac{1}{2\pi\sqrt{R_1 R_2 C_1 C_2}}$

if  $R_1 = R_2 = R$  &  $C_1 = C_2 = C$

$$\therefore f = \frac{1}{2\pi RC}$$

of  $\frac{R_3}{R_4} > 3$   
 $\frac{R_2}{R_1} > 2$

b) With a neat ckt dgm, explain the op<sup>n</sup> BJT Colpitts Oscillator.



an LC oscillator which uses two capacitive reactances and one inductive reactance in the feedback network, i.e. tank circuit, is called Colpitts Oscillator.

$$\text{freq. of oscillator } f = \frac{1}{2\pi\sqrt{LC_{eq}}}$$

c) A crystal has the following parameters  $L=0.334\text{H}$ ,  $C_M=1\text{pF}$ ,  $C=0.065$  and  $R=5.5\text{k}\Omega$ . Calculate the series resonant frequency, parallel resonant freq and find  $Q$  of the crystal.

$$\rightarrow f_s = \frac{1}{2\pi\sqrt{LC}} = \frac{1}{2\pi\sqrt{0.334 \times 1\text{p}}} = \underline{1.08\text{MHz}}$$

$$\omega_s = 2\pi f_s = 6.786\text{M rad/sec.}$$

$$\text{||le res. freq } f_p = \frac{1}{2\pi\sqrt{LC_p}} = \underline{1.115\text{MHz}}$$



$$C_p = \frac{C \cdot C_M}{C + C_M} = 0.061\text{pF}$$

$$\omega_{ep} = 2\pi f_p = 7.005\text{M rad/sec.}$$

$$Q = \frac{\omega_s L}{R} = \underline{412.14}$$



8. (9) Draw the JFET common drain configuration (source-follower) circuit. Derive  $Z_i$ ,  $Z_o$  and  $A_v$  using small signal model. (10).



\* Input Impedance  $[Z_i]$ :

from ac equivalent circuit it is clear that,

$$Z_i = R_g.$$

\* Voltage Gain  $[A_v]$ :

applying KCL at the source node

$$\begin{aligned} g_m V_{gs} &= \frac{V_o}{r_d} + \frac{V_o}{R_s} \\ &= V_o \left[ \frac{1}{r_d} + \frac{1}{R_s} \right] \end{aligned}$$

$$\therefore g_m v_{gs} = v_o \left[ \frac{R_s + r_d}{R_s \cdot r_d} \right]$$

$$\therefore v_o = g_m v_{gs} \left[ \frac{R_s r_d}{R_s + r_d} \right]$$

$$\text{ie } v_o = g_m v_{gs} [R_s \parallel r_d] \text{ --- (i)}$$

applying KVL to path  $v_i, v_{gs}$  &  $v_o$ .

$$\therefore v_i - v_{gs} - v_o = 0.$$

$$\text{or } v_{gs} = v_i - v_o. \text{ --- (ii)}$$

using (ii) in (i),

$$v_o = g_m [v_i - v_o] [r_d \parallel R_s]$$

$$= g_m v_i [r_d \parallel R_s] - g_m v_o [r_d \parallel R_s]$$

$$v_o [1 + g_m [r_d \parallel R_s]] = g_m v_i [r_d \parallel R_s]$$

$$\therefore \text{Voltage gain } A_v = \frac{v_o}{v_i} = \frac{g_m [r_d \parallel R_s]}{1 + g_m [r_d \parallel R_s]}$$


$v_o$  &  $v_i$  both are in-phase.

\* Output Impedance [ $Z_o$ ]:

To find the output impedance

→ Input voltage  $v_i$  is set to zero. [ $R_g$  gets short circuited]

→ Voltage source  $v_o$  is connected betw o/p terminals.



(b) compare JFET & MOSFET.




(c) For JFET common drain configuration shown below

Given  $I_{DSS} = 10\text{mA}$ ,  $V_p = -5\text{V}$ ,  $r_d = 40\text{k}\Omega$ ,

$V_{GSQ} = -2.85\text{V}$

(i) calculate  $Z_i$  &  $Z_o$  (ii) calculate  $A_v$

(iii) find  $V_o$  if  $V_i = 20\text{mV (p-p)}$ .



$$g_m = g_{m0} \left[ 1 - \frac{V_{GSQ}}{V_p} \right] \quad \text{where} \quad g_{m0} = \frac{2I_{DSS}}{|V_p|} = \frac{2(10\text{mA})}{5\text{V}} = \underline{\underline{4\text{mS}}}$$

$$\therefore g_m = 4\text{mS} \left[ 1 - \frac{-2.85\text{V}}{-5\text{V}} \right] = \underline{\underline{1.72\text{mS}}}$$

(i)  $Z_i = R_g = 2\text{M}\Omega$

$Z_o = \frac{1}{g_m} \parallel r_d \parallel R_s$

$\therefore \frac{1}{g_m} = \frac{1}{1.72\text{mS}} = 581.39\Omega$

$Z_o = 581.39\Omega \parallel 40\text{k}\Omega \parallel 2.2\text{k}\Omega = 454.63\Omega$

(ii)  $A_v = \frac{g_m [r_d \parallel R_s]}{1 + g_m [r_d \parallel R_s]}$

$= 0.7818$

(iii)  $V_o = A_v V_i = [0.7818] [20\text{mV}]$

$= 15.636\text{mV (p-p)}$

~~$r_d = 40\text{k}\Omega$~~   
 ~~$390\Omega = 2.2\text{k}\Omega$~~

$$\text{From fig } Z_o = \frac{V_o}{I_o} \text{ --- (i)}$$

KCL at node 's'

$$I_o + g_m V_{gs} - I_1 - I_2 = 0 \text{ --- (ii)}$$

$$\text{here } I_1 = \frac{V_o}{r_d} \quad I_2 = \frac{V_o}{R_s} \text{ } \} \text{ --- (iii)}$$

using (iii) in (ii)

$$I_o + g_m V_{gs} - \frac{V_o}{r_d} - \frac{V_o}{R_s} = 0$$

Applying KVL to path  $v_i, V_{gs}$  &  $V_o$ .

$$\therefore V_i - V_{gs} - V_o = 0$$

$$\text{as } v_i = 0$$

$$\therefore -V_o = V_{gs}$$

$$\therefore I_o - g_m V_o - \frac{V_o}{r_d} - \frac{V_o}{R_s} = 0$$

$$I_o = V_o \left[ g_m + \frac{1}{r_d} + \frac{1}{R_s} \right]$$

$$\text{Now } Z_o = \frac{V_o}{I_o} = \frac{1}{g_m + \frac{1}{r_d} + \frac{1}{R_s}}$$