

THIRD SEMESTER B.E DEGREE EXAMINATION

JUNE/JULY - 2014.


ANALOG ELECTRONIC CIRCUITS

1.

a) With respect to a semiconductor diode, explain the following:

- (i) Transition & Diffusion capacitance.
- (ii) Reverse Recovery Time.

→ When a diode is reverse biased, the width of the depletion region increases & there will be more collection of the \ominus & \oplus charges present at depletion region.




Here p-region & n-region act like the plates of capacitor & depletion region act like dielectric.

Hence here exists a capacitance at the p-n junction, called **TRANSITION CAPACITANCE** or depletion region cap^{ce} C_T .

mathematically, $C_T = \frac{\epsilon A}{W}$

$\epsilon = \epsilon_0 \epsilon_r$
 $\epsilon_0 = 8.849 \times 10^{-12} \text{ F/m}$
 $\epsilon_r = 16 \text{ for Ge}$
 12 for Si
 $A = \text{area of cross section}$
 $W = \text{width of depletion region}$



For a forward biased condⁿ, the width of depletion region decreases, holes from p-side starts diffusing to n-side & electrons from n-side moves to p-side. As the voltage increases concentration of charged particles increases.

"This rate of change of the injected charge with applied voltage is nothing but the diffusion capacitance"

$\therefore C_D = \frac{dQ}{dV}$
 mathematically,

$$C_D = \frac{zI}{\eta V_T}$$

$\tau \leftarrow$ mean lifetime for holes.

from eq² $C_D \propto I$


for fwd biased condition $\leftarrow C_D$ ranges from nF to μF

while C_T is in terms of pF
 $\therefore C_T$ is much higher than C_D .


(ii) Reverse Recovery Time:

When switching from the conducting to the blocking state, a diode has stored charge that must first be discharged before the diode blocks reverse current. This discharge takes a finite amount of time known as RRT ' t_{rr} '

During this time the diode d_n may flow in the reverse direction.




b) Explain the operation of the circuit shown, draw output waveform & transfer characteristics




\rightarrow Let input V_{in} is applied with peak value V_m greater than V_R . If $V_m < V_R$

the half cycle - $V_R < V_m < V_m$
 $V_R < V_m$

- Diode is OFF $\therefore V_o = V_m$
 - Diode is ON $\therefore V_o = \underline{V_R + 0.7V}$





waveforms.




Transfer Characteristic

c) Write the procedure for analyzing the clamping circuit. Determine output voltage for the circuit shown. Assume $f = 1000\text{Hz}$ and ideal diode.




→ Output voltage V_o when diode is ON: Diode is ON @ when $V_R > V_i$
 @ when $V_i = -20\text{V}$ diode is ON.



writing KVL
 $5V - V_C - V_i = 0$
 $\therefore -V_C = V_i - 5V$
 $\therefore V_C = 20 + 5 = \underline{25V}$

∴ $V_o = -20 + 25 = \underline{5V}$
 output voltage when diode is OFF:

@ when $V_i = 10\text{V}$ diode is OFF.




KVL :

$$V_i + V_c - V_o = 0$$

$$\therefore V_o = -V_i + V_c$$

$$V_o = +10 + 25 = \underline{\underline{35V}}$$

∴ When $V_i = -20V$ $V_o = 5V$
 $V_i = 10V$ $V_o = \underline{\underline{35V}}$



—X—

2. Q What is biasing? Discuss the factors causes for bias instability in a transistor.

→ To operate transistor in a desired region, we need to apply external dc voltages of correct polarity & magnitude to the two junctions of the transistor.

Factors affecting stability :

1. Temperature


a) $I_{CO} \leftarrow$

b) $V_{BE} \leftarrow$

2. change in β value.


If $\beta \uparrow$ $I_C \uparrow$ which changes the position of Q-point.

b) With circuit diagram, explain Emitter stabilized bias circuit. Write the necessary equations. (7)




* An emitter resistor ' R_E ' is added to improve the stability.

* Let us replace caps by open circuit.



Base-Emitter loop analysis:



$$\therefore V_{CC} - I_B R_B - I_E R_E + V_{BE} = 0$$

We have, $I_E = (\beta + 1) I_B$

$$\therefore V_{CC} = I_B R_B + I_B R_E (\beta + 1) + V_{BE}$$

$$\therefore I_B$$

$$\therefore V_{CC} = I_B [R_B + R_E (\beta + 1)] + V_{BE}$$

$$\therefore I_B = \frac{V_{CC} - V_{BE}}{R_B + R_E (\beta + 1)}$$

collector emitter loop analysis:


KVL $V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$

@ we have $I_C \approx I_E$

$\therefore V_{CE} = V_{CC} - I_C [R_C + R_E]$



c) For the circuit shown in figure, find I_C , V_B , V_E , R_1 and β_{DC} .



→ Given $\beta = 100$, $V_{CC} = 18V$, $V_C = 12V$ assume $V_{BE} = 0.7V$
 $I_C = ?$ $V_E = ?$ $V_B = ?$ & $R_1 = ?$

@ we have $V_B = \frac{R_2}{R_1 + R_2} \cdot V_{CC}$ $R_1 \parallel R_2 = \frac{R_1 * 5.6K}{R_1 + 5.6K}$
 $= \frac{5.6K}{R_1 + 5.6K} * 18$ — (1) ↳ (2)

@ KVL, $I_C = \frac{V_{CC} - V_C}{R_C} = \frac{18 - 12}{4.7K} = \underline{1.28mA}$

$\therefore I_B = \frac{I_C}{\beta} = \underline{12.76\mu A}$



as $I_E \approx I_C + I_B = \underline{1.29mA}$

$V_E = I_E R_E = \underline{1.51V}$


Base $V_B - I_B R_{eq} - V_{BE} - I_E R_E = 0 \Rightarrow R_1 = \underline{38K\Omega}$

$\therefore V_B = \frac{5.6K}{38K + 5.6K} * 18 = \underline{2.31V}$


3. g) Draw the circuit diagram of common emitter fixed bias configuration. Derive the expression for Z_i , Z_o , A_v using r_e -model. 08



R_B appears between base and ground and R_C between collector & ground.



← Simplified AC equivalent circuit



PART-A

the
 of
 ne
 an
 :
 =
 =

Input Impedance $[Z_i]$:


$$Z_i = \frac{V_i}{I_i} \text{ --- } i)$$

from re-model,
 $Z_i = R_B \parallel \beta r_e \text{ --- } ii)$

output Impedance $[Z_o]$:


to find Z_o reduce V_i to zero.

for $V_i=0$, $I_i=0$ & $I_b=0 \therefore \beta I_b=0$.
 \therefore c/n source is open circuited.



$$\therefore Z_o = r_o \parallel R_c$$

Voltage Gain $[A_v]$:



$$V_o = -\beta I_b Z_o$$

$$= -\beta I_b [r_o \parallel R_c]$$


from circuit $V_i = I_b [\beta r_e]$

$$\therefore \text{voltage gain } A_v = \frac{V_o}{V_i}$$

$$= \frac{-\beta I_b [r_o \parallel R_c]}{I_b [\beta r_e]}$$

$$A_v = - \frac{r_o \parallel R_c}{r_e}$$

3 b. For the network shown, determine r_e , Z_i , Z_o , A_v and A_I . 0.6



Common base configuration

a) $I_E = \frac{V_{EE} - V_{BE}}{R_E} = \frac{2 - 0.7}{1k\Omega} = 1.3mA$

$r_e = \frac{26mV}{I_E} = \frac{26mV}{1.3mA} = 20\Omega$

b) $Z_i = R_E \parallel r_e = 1k\Omega \parallel 20\Omega = \frac{1k \times 20}{1k + 20} = 19.6\Omega$

c) $Z_o = R_C = 5k\Omega$

d) $A_v = \frac{\alpha R_C}{r_e} = \frac{0.98(5k\Omega)}{20} = 245$

e) $A_I = -\alpha = -0.98$


c) What are the advantages of h-parameters? 6

- 1) Easy to measure.
- 2) Real numbers at audio frequencies.
- 3) Can be obtained from static transistor char.
- 4) Convenient to use in circuit analysis & design the hybrid equivalent for the 3-configurations

—X—

5. a) Explain the need of cascading amplifier? Draw & explain the block diagram of two stage cascade amp? (4)

→ Need of cascading amplifiers:



From above fig, ^{or} the ip impedance of a given stage is nothing but output impedance of previous stage.

Let voltage gains as, A_{v1} & A_{v2} of 2 stages.

These values can be calculated by using no-load gains of particular stages.

From fig: It is clear that, the ip impedance of first stage is nothing but ip imp of the cascaded system & the op imp of the system is nothing but op impedance of last stage.

$$\text{i.e. } Z_i = Z_{i1} \quad \text{and} \quad Z_o = Z_{o2}$$

as op of 1st stage is connected as ip to the next stage. $\therefore V_{i2} = V_{o1}$

\therefore Total Av gain of the cascaded system is,


$$A_{v \text{ total}} = \frac{V_o}{V_{i1}} = \frac{V_o}{V_{i2}} \cdot \frac{V_{i2}}{V_{i1}}$$

$$\therefore A_{V_{Total}} = A_{V_1} \cdot A_{V_2}$$

A_{V_1} — gain of 1st st
 A_{V_2} — 2nd st

—x—

b) With block diagram, explain the concept of feedback amplifier. If an amplifier has mid-band voltage gain ($A_{V_{mid}}$) of 1000 with $f_L = 50\text{Hz}$ and $f_H = 50\text{kHz}$, if 5% feedback is applied then calculate f_L and f_H with feedback.



small portion of o/p is fed back to the input.


open loop gain $A_V = \frac{V_o}{V_{in}}$

feedback factor $\beta = \frac{V_f}{V_o}$

Overall Gain $A_{V_{cl}} = \frac{V_o}{V_s}$

@e have input sig $V_{in} = V_s - V_f$
 $= V_s - \beta V_o$

$$\frac{V_o}{V_s} = \frac{A_V}{1 + A_V \beta}$$



- * Sampling Network
- * Feedback Network
- * Mixer Network


Given $A_v = 1000$ $\beta = \frac{5}{100} = 0.05$, $f_L = 50$, $f_H = 50 \text{ kHz}$

$f_{L \text{ feedback}} = \frac{f_L}{1 + \beta A_{mid}} = \frac{50}{1 + 0.05 \times 1000} = 0.98 \text{ Hz}$

$f_{H \text{ feedback}} = f_H \times (1 + \beta A_{mid}) = 50 \text{ kHz} \times (1 + 0.05 \times 1000) = 2.55 \text{ MHz}$

Gain with feedback = $\frac{A_{mid}}{1 + \beta A_{mid}} = \frac{1000}{1 + (0.05 \times 1000)} = 19.6$

Derive the expression for input resistance (R_{if}) for feedback amplifier employing current series feedback.



$R_i = \frac{V_i}{I_i}$ ← i_p res without feedback.

$R_{if} = \frac{V_s}{I_i}$ ← i_p res with feedback.

KVL for i_p circuit,

$-V_s - V_i + V_o = 0$

We have, $V_i = I_i R_i$ and $V_f = \beta I_o$

$\therefore V_s - I_i R_i - \beta I_o = 0$

$I_o = A_v I_i = A I_i R_i$

$\therefore V_s - I_i R_i - \beta A I_i R_i = 0$

$\therefore V_s = I_i R_i [1 + \beta A]$


$\therefore R_{if} = \frac{V_s}{I_i} = R_i [1 + \beta A]$

as $[1 + \beta A] > 1$

$R_{if} > R_i$

i_p res increases by $1 + \beta A$ factor for series mixing.

6. 9) A series fed class-A amplifier shown operates from dc source & applied sinusoidal ip signal generated peak base i_b 9mA. Calculate I_{CQ} , V_{CEQ} , P_{DC} , P_{AC} & η , Assume @ 50% $V_{BE} = 0.7V$.



→ Given
We have $I_{BQ} = \frac{V_{CC} - V_{BE}}{R_B} = \frac{20 - 0.7}{1.5k} = \underline{12.86mA}$

$$I_{CQ} = \beta I_{BQ} = 50 \times 12.86m = \underline{0.643A}$$

$$V_{CEQ} = V_{CC} - I_{CQ} \times R_L$$

$$= 20 - 0.643 \times 16 = \underline{9.71V}$$

$$P_{DC} = V_{CC} \times I_{CQ} = 20 \times 0.643 = \underline{12.86W}$$

For P_{AC} we have
 $i_b = 9mA$ $\therefore i_c = \beta i_b = 50 \times 9m = \underline{450mA}$
 (Peak)

$$\therefore i_{c(rms)} = \frac{450m}{\sqrt{2}} = \underline{318.2mA}$$
 rms


$$P_{AC} = I_{rms}^2 R_L = (318.2 \times 10^{-3})^2 \times 16 = \underline{1.62W}$$

$$\therefore \text{Efficiency } \eta = \underline{12.58\%}$$

—x—

b) What is harmonic distortion? Explain the 3-pt method of calculating the second harmonic distortion. (6)

→ Harmonic Distortion: Presence of freq components in the o/p w/f which are not present in the i/p. The additional frequency components present in output are having frequency components present in i/p which are integer multiples of fundamental freq. component, these are called harmonics.



Now we can express collector c/s in terms of its dc bias value, signal component, fundamental freq & 2nd Harmonic component.

$$i_c = I_{cQ} + B_0 + B_1 \cos wt + B_2 \cos 2wt \quad \text{--- (2)}$$

① here: $I_{cQ} + B_0$ — dc component & independent,
 B_1 ← amp. of funda freq
 B_2 ← 2nd harmonic comp.

③ Point 1, $wt = 0$,
 $i_c = I_{cQ} + B_0 + B_1 + B_2$ _____

④ Point 2, $wt = \pi/2$,
 $\therefore i_c = I_{cQ} + B_0 - B_2$ _____

⑤ Point 3, $wt = \pi$
 $\therefore i_c = I_{cQ} + B_0 - B_1 + B_2$ _____

but ② $wt = 0$, $i_c = I_{cmax}$
 $wt = \pi/2$, $i_c = I_{cQ}$
 $wt = \pi$, $i_c = I_{cmin}$

i.e. (3) (4) (5) below

$$I_{max} = I_{CQ} + B_0 + B_1 + B_2 \quad \text{--- (6)}$$

$$I_{CQ} = I_{CQ} + B_0 - B_2 \quad \text{--- (7)}$$

$$I_{min} = I_{CQ} + B_0 - B_1 + B_2 \quad \text{--- (8)}$$

From 7 & 8, $B_0 = B_2$

we have $I_{max} - I_{min} = 2B_1$ ← Peak to Peak
 $eq^2(7) - eq^2(8) =$
 $\underline{or} \quad B_1 = \frac{I_{max} - I_{min}}{2} \quad \text{--- (9)}$

eq²(6) + eq²(9) we get,

$$\begin{aligned} I_{max} - I_{min} &= 2I_{CQ} + 2B_0 + 2B_2 \\ &= 2I_{CQ} + 2B_2 + 2B_2 \\ &= 2I_{CQ} + 4B_2 \end{aligned}$$


$$B_2 = \frac{I_{max} - I_{min} - 2I_{CQ}}{4} \quad \text{--- (10)}$$

Now we know the amplitudes of fundamental & second harmonic components so, the 2nd harmonic distortion is calculated as,

$$\% D_2 = \frac{|B_2|}{|B_1|} \times 100$$

also known as 3-point method.

c) Explain the working of complementary symmetry class-B amplifier.




during the half cycle


Q₁ - conducts

during the half cycle

Q₂ - conducts



7. a) Draw circuit diagram, explain RC phase shift oscillator using BJT.



transistor adds 180° phase shift and RC network adds -180° . so total is 360° .

b) In a transistorized Hartley oscillator has the two inductances are 2mH and 20mH , while the freq is to be changed from 950kHz to 2050kHz . Calculate the range over which the cap^r is to be varied.

$L_1 = 2\text{mH}$ $L_2 = 20\text{mH}$
 $\therefore L_{eq} = L_1 + L_2 = 20\text{m} + 2\text{m} = \underline{2.02\text{mH}}$
 For $f = f_{max}$ $f = \frac{1}{2\pi \sqrt{C \times L_{eq}}}$ i.e. $2050\text{K} = \frac{1}{2\pi \sqrt{C \times 2.02\text{m}}}$
 $\therefore \underline{C = 19\text{nF}}$
 For $f = f_{min}$ $950\text{K} = \frac{1}{2\pi \sqrt{C \times 2.02\text{m}}}$ $\therefore \underline{C = 41\text{nF}}$

With circuit diagram, explain the working principle of crystal oscillator in series resonant mode. A crystal has the following parameters $L = 0.334 \mu\text{H}$, $C = 0.065 \text{ pF}$ and $R = 5.5 \text{ k}\Omega$. Calculate resonant freq.

→ Given

$$L = 0.334 \mu\text{H}$$
$$C = 0.065 \text{ pF}$$
$$R = 5.5 \text{ k}\Omega$$

$$f_s = \frac{1}{2\pi \sqrt{LC}} = \frac{1}{2\pi \sqrt{0.334 \times 0.065 \times 10^{-12}}}$$
$$= \underline{\underline{1.08 \text{ MHz}}}$$

— @ —