


* Clipper:- The ckt. which remove certain part of the waveform.

* Parallel Clipper:-

* Basic //nd clipper with +ve clipping (ideal diode)



+ve half cycle

$$i_2 = 0$$

Diode = F.B

$$V_o = 0V$$

-ve half cycle

Diode = R.B

$$i_2 = i_1$$

$$V_o = V_{in} \frac{R_L}{R_1 + R_L}$$

$$R_L \gg R_1$$

$V_o \propto V_{in}$

For $V_{in} > 0$


$$V_o = 0V$$


$V_{in} < 0$

$$V_o = V_{in} \frac{R_L}{R_1 + R_L}$$

AS $R_L \gg R_1$


$$V_o = V_{in}$$







+ve half cycle

Diode is




-ve half cycle

Diode is






$$V_{in} > 0$$

$$V_o = 0.7V$$




$$V_{in} < 0$$


$$V_o = 0$$



A Basic parallel clipper with negative clipping



+ve half cycle



$$V_o = V_{in} \frac{R_L}{R_1 + R_L}$$

$$R_L \gg R_1$$

$$V_o = V_{in}$$


$$V_{in} > 0$$

$$V_o = V_{in}$$




$$V_{in} < 0$$


$$V_o = 0$$

-ve half cycle




$$V_o = 0V$$






trve half cycle



$$V_o = V_{in} \frac{R_L}{R_1 + R_L}$$

$$V_o \approx V_{in}$$

-ve half cycle






$$V_o = -0.7 \text{ V}$$

$$V_{in} > 0$$




$$V_o \approx V_{in}$$

$$V_{in} < 0$$

$$V_o = -0.7 \text{ V}$$








★ Parallel clipper with reference voltage V_R



$V_o = V_R$

$V_o \approx V_{in}$







$$V_R = 2 - V_\psi$$

$$V_o = V_R + 0.7$$


$$V_o \approx V_{in}$$



★ Parallel clipper with reference voltage V_R
 Negative clipping




$V_{in} > 0$





$V_o \approx V_{in}$


$V_{in} < 0$




$V_o = V_R$



Combination of clipping
 * Two way V_R clipper




+ve half cycle
 Case i) $0 < V_{in} < V_1$



$$V_{out} = V_{in}$$


Case ii) $V_{in} > V_1$



$$V_{out} = V_1$$


-ve half cycle.

Case iii) $0 > V_{in} > -V_2$




$$V_{out} = V_{in}$$


Case iv) $V_{in} < -V_2$



$$V_{out} = -V_2$$




* Transfer characteristic



+ve $0 < V_{in} < V_1$ $V_{out} = V_{in}$
 $V_{in} > V_1$ $V_{out} = V_1$

-ve $0 > V_{in} > V_2$ $V_{out} = V_{in}$
 $V_{in} < V_2$ $V_{out} = V_2$

Q For the ckt shown below determine the transfer characteristic and sketch the output waveform.




Solⁿ:-

Case i) As the given diode is Silicon diode then, cutting voltage

$$V_y = 0.7V$$


Case i) $0 < V_{in} < 5V$



$$V_{out} = 5 - 0.7$$

$$V_{out} = 4.3V$$

Case ii) $V_{in} > 5V$






$$V_{out} = V_{in}$$

Case iii) $V_{in} < 0$




$$V_{out} = 4.3V$$



~~2000~~
~~2000~~


2] For the clipper ckt. shown obtain its transfer characteristic. Assume ideal diodes. The input varies linearly from 0V to 150V.




Solⁿ:-

Case i) $0 < V_{in} < 25V$

$D_1 = R.B$ / $D_2 = R.B.$



Case ii) $25 < V_{in} < 100$



$$25 + (100 + 200) i = V_{in}$$

$$i = \frac{V_{in} - 25}{300 \text{ k}\Omega}$$

$$V_{out} = 25 + i \times 200$$

$$V_{out} = 25 + \frac{V_{in} - 25}{300 \text{ k}\Omega} \times 200 \text{ k}\Omega$$

$$V_{out} = 25 + \frac{2V_{in}}{3} - \frac{50}{3}$$

$$V_{out} = \frac{25}{3} + \frac{2V_{in}}{3} \quad \text{--- (1)}$$

$$V_{in} = 25 \text{ V}$$

$$V_{out} = 25 \text{ V}$$

$$V_{in} = 50 \text{ V}$$


$$V_{out} = 41.6 \text{ V}$$

$$V_{in} = 100 \text{ V}$$

$$V_{out} = 75 \text{ V}$$

Case iii) $100 < V_{in} < 150$

D_1 & D_2 are F.B



$$\text{loop } \textcircled{1} \quad 25 + 200 \text{ k}\Omega i_2 = 100 \quad \text{--- (1)}$$

$$\text{loop } \textcircled{2} \quad 100 \text{ k}\Omega i_1 + 100 = V_{in} \quad \text{--- (2)}$$



$$V_{out} = (200 \text{ k}\Omega) i_2 + 25 \quad \text{--- (3)}$$

$$i_2 = \frac{100 - 25}{200 \text{ k}\Omega}$$


$$V_{out} = 200 \times 0.375 + 25$$

$$i_2 = 0.375 \text{ mA}$$

$$V_{out} = 100 \text{ V}$$




Case i) $0 < V_{in} < 7$




$$V_{out} = 7V$$

Case ii) $7 < V_{in} < 9$



$$V_{out} = V_{in}$$

Case iii) $V_{in} > 9$




$$V_{out} = 9V$$

Case iv) $V_{in} < 0$


* Clampers :-

It is used to add d.c level of clamper circuit.

* Negative Clamping ckt.



+ve half cycle



$$V_y + V_c = V_{in}$$


$$V_c = V_{in} - V_y$$

During +ve half cycle capacitor acts as a battery.

Applying KVL

$$V_c = V_{in} - V_y$$

-ve half cycle



D + R.B.

Capacitor start discharging through 'R'


$$-V_{in} + V_{out} + V_c = 0$$

$$V_{out} = -V_m + V_{in}$$


$$V_{out} = V_{in} - V_c$$

$$V_{out} = V_{in} - (V_m - V_y)$$

$$\begin{aligned}
 V_{in} = 0 & \quad V_o = V_y - V_m \\
 V_{in} = V_m & \quad V_o = V_y \\
 V_{in} = -V_m & \quad V_o = V_y - 2V_m
 \end{aligned}$$




Ideal diode



+ve half cycle


$D \rightarrow F.B$




$V_{out} = V_c = V_{in}$

For $V_{in} = V_m$
 $V_c = V_m$

Positive clamper



* -ve half cycle



+

$$-V_y + V_c + V_{in} = 0$$

$$V_c = V_{in} - V_y$$


For $V_{in} = V_m$

$$V_c = V_m - V_y$$

$$V_{in} + V_c - V_y = 0$$

$$V_c = V_y - V_{in}$$

* +ve half cycle



$$V_{out} - V_{in} - V_c = 0$$

$$V_{out} = V_{in} + V_c$$

$$V_{out} = V_{in} + (V_m - V_y)$$

$$V_{in} = 0V$$


$$V_o = V_m - V_y$$

$$V_{in} = V_m$$


$$V_o = 2V_m - V_y$$

$$V_{in} = -V_m$$


$$V_o = -V_y$$



* Positive clamper for ideal diode



-ve half cycle




$$-V_{in} + V_c = 0$$

$$V_c = V_{in}$$

for $V_{in} = V_m$

$$V_c = V_m$$

+ve half cycle
D - OFF



$$V_{out} = V_{in} + V_c$$

$$V_{out} = V_{in} + V_m$$

$$V_{in} = -V_m$$


$$V_o = 0$$

$$V_{in} = 0$$


$$V_o = V_m$$

$$V_{in} = V_m$$

$$V_o = 2V_m$$




Positive clamper with battery



The addition of D.C. level and the shape of the op waveform can be control by adding additional voltage source in series with the diode.

-ve half cycle.




$$-V_{in} + V_R + V_c = 0$$

$$V_c = V_{in} - V_R$$

for $V_{in} = V_m$

$$V_c = V_m - V_R$$

+ve half cycle



$$V_{out} - V_c - V_{di} = 0$$

$$V_{out} = V_c + V_{di}$$

$$V_{out} = V_{in} + (V_m - V_R)$$

$$V_{in} = -V_m$$


$$V_o = -V_R$$

$$V_{in} = 0$$


$$V_o = V_m - V_R$$

$$V_{in} = V_m$$

$$V_o = 2V_m - V_R$$



1) For the ckt. shown below plot the waveform of V_o for the given input.




$f = 1\text{kHz}$

Solⁿ:-

Step:- Find capacitor voltage V_c when diode is 'ON'.

When $V_{in} = -24\text{V}$ the diode is conduct, capacitor starts charging



$$-V_{in} - 6 + V_y + V_c = 0$$

$$V_{in} = V_c + V_y - 6$$

$$V_c = V_{in} - V_y + 6$$


$$V_c = -24 - 0.7 + 6$$

$$V_c = -V_{in} + 5.3$$

$$V_c = -(-24) + 5.3$$

$$V_c = 29.3\text{V}$$

Step 2: O/p is determine when diode is not conducting i.e. $V_{in} = 12\text{V}$ D=OFF.



$$-V_c + V_{out} - V_{in} = 0$$

$$V_{out} = V_{in} + V_c$$

$$V_{out} = 12 + 29.3$$

$$V_{out} = 41.3V$$

-24
29.3

$$V_{in} = 0V$$


$$V_o = 29.3V$$

$$V_{in} = 12V$$


$$V_o = 41.3V$$

$$V_{in} = -24V$$

$$V_o = 5.3V$$



2]



From Given:-

$$V_{in} = 20V$$

$$V_o = 30V$$

$$V_{in} = -20V$$

$$V_o = -10V$$

$$V_{in} = 0V$$

$$V_o = 10$$

+ve half cycle

-ve half cycle

$$V_o = 20 + V_c$$

$$V_{in} = -20 \quad V_o = -10$$

$$30 = 20 + V_c$$

$$V_{in} = V_c + V_R$$


$$V_o = V_{in} + V_c$$

$$V_{in} = V_c + V_R$$

$$V_c = 0V_m + V_R + V_y$$

$$V_{in} = 20 + 2V_R - V_y$$

$$V_c = 20 + V_R - V_y$$




* Transistor Biasing *

Biasing


To operate transistor in desired region we need to apply external d.c. v.tg. of correct polarity & magnitude to the 2 junction of traⁿ that is called the biasing of transistor.

When traⁿ is bias it establishes some current & v.tg. conditions those condⁿ are known as operating condⁿ or d.c. operating points or quiescent point or q-point.



For proper operation of trans. the operating point must be stable with change in trans. parameters the operating points also shift.

DC Load Line



Consider a CE ckt. as shown in Fig. The traⁿ is biased with two supply v.tg. V_{BB} & V_{CC} to drive trans. in active region. BE junction should be F.B. bias and CE junc. " " " " R.B. " " " "

Applying KVL to collector ckt.

$$V_{cc} = I_c R_c + V_{ce} \quad \text{--- (1)}$$

where $I_c R_c$ is vrg. drop across resistor R_c .

$$I_c = \frac{V_{cc} - V_{ce}}{R_c} \quad \text{--- (2)}$$

Comparing eqⁿ (2) with eqⁿ of straight line $y = mx + c$ where m - slope & c - intercept point on y -axis.

We can draw a straight line on graph of I_c & V_{ce} with slope $(-1/R_c)$ and c - y axis intercept at (V_{cc}/R_c)




Fig shows o/p char. of CE configuration betⁿ point A & B. a line is drawn it is called as dc load line. Dc load line is a plot of I_c & V_{ce} for given value of R_c & V_{cc} .

If one parameter out of I_c , V_{ce} & I_B is known other parameters can be determine using dc. load line. The slope of the line depends on the value of R_c .

Applying KVL to the base ckt.

$$V_{BB} - I_B R_B - V_{BE} = 0$$

$$I_B = \frac{V_{BB} - V_{BE}}{R_B}$$

If we draw characteristic of I_B on o/p characteristic, it intersects with d.c. load line.

And that intersection point is called as Q. In fig. for different values of I_B we have different intersection point such as P, Q & R all these points are ~~Q~~ Q-points.

* Selection of Q-point


- 1) Near to saturation region
- 2) Near to cut off region
- 3) exact at the center of D.C.L.

* Bias stabilization

We designed biasing system to fixed operating point at centre of active region but only fixing of operating region is not sufficient while design a biasing ckt. we should take care that the operating point will not shift into undesirable dest region. While designing biasing ckt. following two factors are consider which are responsible for the shifting of operating point.

- 1) Temperature
- 2) β_{DC} (d.c. gain of transistor)


* Biasing circuit
Typical biasing circuit



Here Emitter base junction is Forward bias by V_{BB} & C-B junction is reverse using V_{CC}

The required value to make transistor conducting $V_{BE} = 0.7V$ but it is diffⁿ to have a battery of $0.7V$. So the resistor R_B is connected in series with V_{BE} . Now R_B is adjusted according to required V_{BE} .

Fixed bias circuit



Here V_{cc} is the fixed value once R_B is selected. I_B also fixed to a same value hence the circuit is called fixed bias ckt.

Applying KVL to the Base ckt.

$$V_{cc} = I_B R_B + V_{BE} \quad \text{--- (1)}$$

$$I_B = \frac{V_{cc} - V_{BE}}{R_B}$$

As $V_{BE} \ll V_{cc}$

$$I_B \approx \frac{V_{cc}}{R_B}$$

KVL to the collector ckt

$$V_{cc} = I_C R_C + V_{CE} \quad \text{--- (2)}$$


For C-E configuration

$$I_C \approx \beta I_B$$

$$\therefore (2) \Rightarrow V_{cc} - I_C R_C = V_{CE}$$

$$\beta I_B R_C = V_{cc} - V_{CE}$$

For the fixed bias ckt, shown determine collector current I_c , R_c , R_B , V_{CE}



Assume $\beta = 80$, $V_{BE} = 0.7$

$$I_B = 40 \mu A \quad V_{BE} = 0.7 \quad V_{CE} = 6V$$

$$V_{CC} = 12V \quad \beta = 80$$

$$V_{CC} - I_B R_B - V_{BE} = 0$$

$$- R_B = \frac{V_{BE} - V_{CC}}{I_B}$$

$$R_B = \frac{V_{CC} - V_{BE}}{I_B} = \frac{12 - 0.7}{40 \times 10^{-6}} = 28.25 \times 10^4$$

$$R_B = 282.5 \text{ k}\Omega$$

$$I_c = \beta I_B$$

$$I_c = 80 \times 40 \times 10^{-6}$$

$$I_c = 3.2 \text{ mA}$$

$$R_c = \frac{V_{CC} - V_{CE}}{I_c} = \frac{12 - 6}{3.2 \times 10^{-3}} = 1.875 \text{ k}\Omega$$

2] For the fixed bias ckt, $R_B = 50 \text{ k}\Omega$, $R_c = 500 \Omega$, $V_{CC} = 10V$. Find the co-ordinates of the operating point draw d.c. load line & locate the operating point on it. Assume Si transⁿ with $\beta = 50$ & $V_{BE} = 0.7V$

$$I_c = \beta I_B$$

$$I_c = 50 \times 0.186 \times 10^{-3}$$

$$I_c = 9.3 \text{ mA}$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$


$$I_B = \frac{10 - 0.7}{50 \times 10^3}$$

$$I_B = 0.186 \text{ mA}$$


$$V_{CE} = V_{CC} - I_c R_C$$

$$= 10 - 9.3 \times 10^{-3} \times 500$$

$$V_{CE} = 5.35 \text{ V}$$



Collector feedback bias circuit.



c to B bias ckt. is an improvement over fixed bias ckt.

R_B is connected to 'c' instead of V_{CC} .

Here we can see that the biasing resistance R_B is connected betⁿ 'c' & 'b'. I_B flows through R_B & $I_C + I_B$ flows through R_C . Let us analyse.

Applying KVL to Base ckt.

$$V_{CC} = (I_B + I_C) R_C + I_B R_B + V_{BE}$$

$$V_{BE} = (R_C + R_B) I_B + I_C R_C + V_{BE}$$

$$I_B = \frac{V_{CC} - I_C R_C - V_{BE}}{R_B + R_C} \quad \text{--- (1)}$$

KVL to collector

$$I_C = \beta I_B$$

$$\frac{I_C}{\beta} = \frac{V_{CC} - I_C R_C - V_{BE}}{R_B + R_C}$$

$$I_C = \beta \left[\frac{V_{CC} - I_C R_C - V_{BE}}{R_B + R_C} \right]$$

Applying KVL to collector circuit.

$$V_{CC} = (I_B + I_C) R_C + V_{CE}$$

$$V_{CC} - I_B R_C - I_C R_C - V_{CE} = 0$$

$$V_{CE} + I_B R_C = V_{CC} - I_C R_C \quad \text{--- (2)}$$

Put (2) in (1)

$$I_B = \frac{V_{CE} + I_B R_C - V_{BE}}{R_B + R_C}$$


Now say because of device to device change in β value or because of change in temp the 'C' current increases. Because of increase in I_C v.d. drop across R_C decreases, increase as V_{CC} is const. value with increment in I_C , V_{CE} reduces. As V_{CE} reduced, I_B also reduces. Also I_C depends on I_B , I_C reduces.

In other word the ckt. is maintaining a stable value of I_C which is a stable Q-point position.

Here in the ckt. R_B is directly connected across I/p (B) and O/p (C) i.e. a part of o/p is sent fed to the I/p.

An increment in I_C decreases I_B i.e. -ve feedback exist in the ckt. So this ckt is called collector feedback biasing circuit.

17 For a given conditions of $V_{CC} = 15V$, $V_{CE} = 5V$, $I_C = 5mA$ & $\beta = 100$ design a collector to base bias ckt.



$$I_C = \beta I_B$$

$$I_B = \frac{5 \times 10^{-3}}{100}$$

$$I_B = 0.5 \mu A = 50 \mu A$$

$$I_C + I_B = 50 \mu A + 5 \text{ mA} =$$

$$R_B + R_C = \frac{V_{CC} - I_C R_C - V_{BE}}{I_B}$$

$$= 15 - 5 \times 10^{-3} \times R_C -$$

$$V_{CE} + I_B R_C = V_{CC} - I_C R_C$$

$$5 + 0.5 \times 10^{-6} R_C = 15 - 0.005 R_C$$

$$0.505 R_C = 10$$

$$V_{BE} = 0.7$$

for Si


$$R_C = 19.8 \Omega \quad R_C = 1.98 \text{ k}\Omega$$


$$I_B = \frac{V_{CE} + I_B R_C - V_{BE}}{R_B + R_C}$$

$$50 \times 10^{-6} = \frac{5 + 50 \times 10^{-6} \times 1.98 \times 10^3 - 0.7}{R_B + 1.98 \times 10^3}$$

$$50 \times 10^{-6} R_B + 0.099 = 4.399$$

$$R_B = 86 \text{ k}\Omega$$





Assume for Si:

$$V_{BE} = 0.7$$

$$-V_{CC} + I_B R_C + I_C R_C + I_B R_B + V_{BE} = 0$$

$$-12 + 10000 I_B + 10000 I_C + 100000 I_B + 0.7 = 0$$

$$110k I_B + 10k I_C = 11.3$$

$$110k I_B = 11.3 - 10k I_C \quad \text{--- (1)}$$

$$I_C = \beta I_B$$

$$I_C = 100 \times \frac{11.3 - 10k I_C}{110 \times 1000}$$

$$I_C = \frac{11.3}{1100} - \frac{10 \times 1000}{110 \times 10} I_C \quad I_C = \frac{11.3}{1100} - \frac{10k}{1100} I_C$$

$$10 I_C = 10.27 \times 10^{-3}$$

$$I_C = 1.03 \text{ mA}$$

$$\textcircled{1} \Rightarrow 110k I_B = 11.3 - 10k \times 1.03 \times 10^{-3}$$


$$I_B = 9.09 \mu\text{A}$$

$$V_{CE} = V_{CC} - (I_B + I_C) R_C$$

$$V_{CE} = 12 - (9.09 \mu + 1.03 \text{ m}) 10k$$

$$V_{CE} = 12 - 10.39$$

$$V_{CE} = 1.6 \text{ V}$$



* Voltage Divider Bias Circuit :-




Fig. shows ckt. arrangement of VDB.C.
 Here biasing is provided by 3 Resistance R_1 , R_2 & R_E . The resistors R_1 & R_2 act as potentiometer divider which gives a fixed value of voltage at base terminal (V_B).


* Operation:-

If I_C increases due to increment in temp. or change in β value the collector current I_E also increases which increases v_{tg}. drop across R_E , Reducing voltage diffⁿ betⁿ base & emitter (V_{BE}).

We know that base current depend on V_{BE} , with decreament in V_{BE} value I_B decrease as I_B decreases I_C decreases. This reduction in I_C compensates for change in I_C . From fig it is clear that ^{voltage} collector feedback exist in the emitter bias ckt.

This is the most widely used method to provide biasing and stabilization.

* Analysis:-




$$V_B = \frac{R_2 I'}{R_2 I + R_1 (I + I_B)} \cdot V_{CC}$$

Assume $I \gg I_B$

$$V_B = \frac{R_2}{R_1 + R_2} V_{CC}$$

* Collector circuit:-



Voltage across RE

$$V_E = I_E R_E$$

$$V_E = V_B - V_{BE}$$

$$I_E = \frac{V_B - V_{BE}}{R_E}$$

KVL to collector ckt.


$$-V_{CC} + I_C R_C + V_{CE} + I_E R_E = 0$$


$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$

modify

$$V_T = I_B R_D + I_E R_E + V_{BE}$$

1] Find the co-ordinates of Q-point & locate it on the d.c. load line for the vty. divider ckt
 Given:- $V_{CC} = 16V$, $R_1 = 62K\Omega$, $R_2 = 9.1K\Omega$,
 $R_C = 3.9K\Omega$, $R_E = 0.68K\Omega$, $\beta = 80$. The
 Coupling capacitors are $10\mu F$. also find
 V_C , V_E & V_B .





Assume
 $V_{BE} = 0.7V$

$$R_B = \frac{R_1 R_2}{R_1 + R_2} = 7.9 \text{ k}\Omega$$

$$V_B = \frac{V_{CC} R_2}{R_1 + R_2} = \frac{16 \times 9.1 \times 10^3}{62 + 9.1} = 2.04V$$

$$I_B = \frac{V_B - V_{BE}}{R_B} = \frac{2.04 - 0.7}{7.9} = 0.16 \text{ mA}$$

$$I_C = \beta I_B$$

$$I_C = 80 I_B$$

$$(I_E = I_C + I_B)$$

$$V_T = I_B R_B + I_E R_E + V_{BE}$$

$$I_B = \frac{V_T - I_E R_E - V_{BE}}{R_B} = \frac{2.04 - (80 + 1) I_B \cdot 0.68 \text{ k} - 0.7}{7.9 \text{ k}}$$

$$7.9 \text{ k} I_B = 1.34 - 55.08 I_B$$

$$62.98 I_B = 1.34$$

$$I_B = 21.2 \mu\text{A}$$

$$I_C = \beta I_B = 80 \times 21.2 \mu = 1.7 \text{ mA}$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$

$$V_{CE} = 16 - (1.7 \text{ mA})(3.9 \text{ k}) - (1.7 \text{ mA} + 21.2 \mu) 0.68 \text{ k}$$

$$V_{CE} = 16 - 6.63 - 1.17$$

$$V_{CE} = 8.2 \text{ V}$$

$$I_C = 1.7 \text{ mA}$$


$$V_E = 1.17 \text{ V}$$

$$V_C = 6.63 \text{ V}$$

$$V_B = 0.17 \text{ V}$$

$$V_{CE} = 16 \quad I_C = \frac{V_{CC} - V_{CE}}{R_C + R_E} = 0 \text{ V}$$

$$V_{CE} = 0 \quad I_C = 3.5 \text{ mA}$$



D-2001


8/11

3] In a voltage divider biased ckt (BJT)

$R_c = 4k\Omega$, $R_E = 1.5k\Omega$, $R_1 = 39k\Omega$

$R_2 = 3.9k\Omega$, $V_{CC} = 18V$, $\beta = 70$

Find I_{CQ} & V_{CEQ}



Voltage across 'R2'

$$V_B = \frac{R_2}{R_1 + R_2} V_{CC} = \frac{3.9}{39 + 3.9} \times 18 = 1.63V$$

$$I_E R_E = V_B - V_{BE}$$

$$I_E = \frac{V_B - V_{BE}}{R_E} = \frac{1.63 - 0.7}{1.5k}$$

$$I_E = 0.62mA$$


$$I_E \approx I_C$$

$$\therefore I_C = 0.62mA$$

We've, $V_{CE} = V_{CC} - I_C R_C - I_E R_E$

$$= 18 - (0.62m \times 4k) - (0.62m \times 1.5k)$$


$$V_{CE} = 14.59V$$



July-2014
07M

3) For the ckt. shown in the Fig. Find

I_C , V_B , V_E , R_1



$$V_{BE} = 0.7$$

$$I_C = \frac{V_{CC} - V_C}{R_C} = \frac{18 - 12}{4.7K} = 1.27 \text{ mA}$$

$$V_B = \frac{R_2}{R_1 + R_2} V_{CC} \quad \text{--- (1)}$$

$$I_E R_E = V_B - V_{BE}$$

$$V_B = I_E R_E + V_{BE} \\ = 1.27 \text{ m} \times 1.2 \text{ K} + 0.7$$

$$V_B = 2.2 \text{ V}$$

Q ⇒


$$2.2 = \frac{5.6K}{R_1 + 5.6K} \times 18$$

$$2.2 R_1 + 12.32 \text{ K} = 100.8 \text{ K}$$

$$R_1 = 40.2 \text{ K}$$

$$V_E = I_E R_E = 1.27 \text{ m} \times 1.2 \text{ K} = 1.52 \text{ V}$$

* Emitter stabilized Bias circuit :-



For a fixed bias ckt. R_E is added to improve the stability. Let us analyse the ckt.

* KVL to the base - Emitter loop

$$V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0$$

$$I_B = \frac{V_{CC} - V_{BE} - I_E R_E}{R_B} \quad \text{--- (1)}$$

* KVL to collector - Emitter loop

$$V_{CC} - I_C R_C - V_{CE} - I_E R_E = 0$$

$$V_{CE} = V_{CC} - I_C R_C - I_E R_E$$

$$\text{(1)} \Rightarrow V_{CC} - I_B R_B - V_{BE} - (\beta + 1) I_B R_E = 0$$


$$I_B [R_B + (\beta + 1) R_E] = V_{CC} - V_{BE}$$

$$I_B = \frac{V_{CC} - V_{BE}}{R_B + (\beta + 1) R_E}$$

$$V_{CE} = V_{CC} - I_C (R_C + R_E)$$

$$\frac{V_{CC} - V_{BE}}{R_B + (\beta + 1) R_E}$$

* Transistor as a switch or Inverter



w.k.t. when trans. is biased such that its Q-point lies at centre of d.c. load line trans. acts as an amplifier. When trans. is ~~acts~~ operated in cut-off & sat. region, it acts as switch.

These switching ckt. are used in computers & other control applⁿ.

Apply KVL to B-E

$$V_{in} = I_B R_B + V_{BE}$$

$$I_B = \frac{V_{in} - V_{BE}}{R_B} \quad \text{--- (1)}$$

KVL to C-

$$V_{CC} = I_C R_C + V_{CE}$$

$$I_C = \frac{V_{CC} - V_{CE}}{R_C} \quad \text{--- (2)}$$

here o/p v/rq.

$$V_C = V_{CE} \quad \text{--- (3)}$$

let us already the follⁿ cases.

case i) $V_{in} = V$

because of H.V. trans. turn on, which produces heavy base current & make trans. to work in sat. region.

w.k.T. in sat. region

$$I_C = I_{C(sat)} \quad , \quad V_{CE} = V_{CE(sat)}$$

② ⇒

$$I_{C(sat)} = \frac{V_{CC} - V_{CE(sat)}}{R_C} \quad \text{--- (4)}$$

from (3)

$$V_C = V_{CE(sat)} \quad \text{--- (5)}$$

before sat. trans. in active region i.e.

$$I_{B(max)} = \frac{I_{C(sat)}}{\beta} \quad \text{--- (6)}$$

$$\text{Min } I_{B(max)} > \frac{I_{C(sat)}}{\beta_{dc}} \quad \text{--- (7)}$$

To make trans. work in Sat. region the

$$I_B > I_{B(max)}$$

$$I_B > \frac{I_{C(sat)}}{\beta_{dc}} \quad \text{--- (7)}$$

Typical value of I_B for sat is 120% to 150% of $I_B(\text{max})$. Here resistance betⁿ 'C' to 'E' is

$$R_{\text{sat}} = \frac{V_{\text{CC(sat)}}}{I_{\text{C(sat)}}} \quad \text{--- (8)}$$

for ideal

$$V_{\text{CE}} = 0$$

$$R_{\text{sat}} = 0 \Omega$$

$$\text{(7)} \Rightarrow I_{\text{C(sat)}} = \frac{V_{\text{CC}}}{R_{\text{C}}}$$

$$\text{(5)} \Rightarrow V_{\text{C}} = 0 \text{V}$$

$$\text{(8)} \Rightarrow R_{\text{sat}} = 0 \Omega$$

It means S.C. occurs betⁿ 'C' & 'E' terminal.

Case ii)

$$V_{\text{in}} = 0 \text{V}$$

$$I_{\text{B}} = 0$$

Cur. OFF.

$$I_{\text{C}} = I_{\text{CEO}}$$

$$V_{\text{CE(cutoff)}} = V_{\text{CC}} + I_{\text{CEO}} R_{\text{C}}$$

$$R_{\text{cutoff}} = \frac{V_{\text{CE(cutoff)}}}{I_{\text{CEO}}}$$

$$I_{\text{CEO}} \approx 0$$

$$R_{\text{cutoff}} = \infty$$

$$V_{\text{CE(cutoff)}} = V_{\text{CC}}$$