

S J P N Trust's Hirasugar Institute of Technology, Nidasoshi

**FACULTY PROFILE**

1. **Name in full** Nyamatulla M Patel



2. **Contact Nos.** +91 - 9739619661

3. **Email ID** nmpatel.ece@hsit.ac.in  
[nyamatp@gmail.com](mailto:nyamatp@gmail.com)

4. **Date of Birth** 22-07-1982

5. **Address for communication** Asst. Professor,  
Dept. of ECE,  
HIT, Nidasoshi,  
Karnataka  
Pin - 591 236

6. **Educational qualifications :**

Sl. No	Degree	University/Institution	Year	Specialization
1	M. Tech.	VTU, Belgaum	2011	Computer Science and Engineering
2	B.E.	VTU, Belgaum	2005	Electronics & Communication Engineering

7. **Details of previous employment:**

Sl. No	Name of the Institution/Organization	Period		Designation
		From	To	
1	Hirasugar Institute of Technology, Nidasoshi	13-06-2005	31-07-2007	SIET, Vijayapur
2	Hirasugar Institute of Technology, Nidasoshi	01-08-2007	Till Date	Asst. Professor
Total Experience in years				11Years 06 Months

8. **Date of Service in this Institution:** 01-08-2007

9. **Total Experience in years:** 11 Years 06 Months

**10. Subjects of Interest:**

- Operating Systems
- Digital Switching Systems
- DSP Algorithms & Architecture
- Embedded System Design
- Field Theory
- Computer Communication Networks
- Wireless Communication
- Management & Entrepreneurship

**11. Publications in National and International Journals & Conferences:**

- “Object Recognition Using Symbolic Similarity Analysis” published in International Journal of Advances in Science and Technology Vol.12, Issue No.25, ICRIE in Dec-2016. ISSN 2230-9656.
- “High Speed Area Efficient 32 Bit Wallace Tree Multiplier” published in International Journal of Advances in Science and Technology Vol.12, Issue No.25, ICRIE in Dec-2016. ISSN 2230-9656.
- 

**12. Technical Papers presented:**

- “Object Recognition Using Symbolic Similarity Analysis” published in International Journal of Advances in Science and Technology Vol.12, Issue No.25, ICRIE,HIT, Nidasoshi in Dec-2016. ISSN 2230-9656.
- “High Speed Area Efficient 32 Bit Wallace Tree Multiplier” published in International Journal of Advances in Science and Technology Vol.12, Issue No.25, ICRIE, HIT, Nidasoshi in Dec-2016. ISSN 2230-9656.

**13. Books Published:**

- 

**14. Workshop / Seminars Conducted:**

- Two days state level workshop on “Professional Android Application Development”, organized by department of ECE, Hirasugar Institute of Technology, Nidasoshi on 15-16<sup>th</sup> March-2014.

**15. Training Programs/Workshops/Seminars/STTPs/Symposiums Attended:**

Sl. No.	Topic	Period		Venue
		From	TO	
1	Workshop on- VLSI Design	04-08-2005	06-08-2005	RNSIT, Bengaluru
2	Seminar on-Closed Loop Teaching and Learning Process	02-12-2005	02-12-2005	GIT, Belagavi
3	Workshop on- Innovative Techniques for Teaching in Technical Education.	01-02-2006	14-02-2006	BLDEAs CET, Vijayapur
4	Workshop on- Internet Protocols	21-08-2006	26-08-2006	BEC, Bagalkot
5	Workshop on- Embedded Systems	05-02-2007	10-02-2007	BEC, Bagalkot
6	Workshop on -Introduction to Robotics	31-05-2010	01-06-2010	SDMCET, Dharwad
7	Workshop on- Texas Instrument MSP430 Microcontroller	17-10-2011	18-10-2011	GIT, Belagavi
8	Workshop on -Introduction to Robotics	11-02-2016	12-02-2016	KLECET, Chikodi
9	Task Based Training TBT-2016	01-03-2016	31-05-2016	eLSI, IIT, Bombay
10	Workshop on –LabVIEW a Hands on Approach	16-01-2017	21-01-2017	SIET, Vijayapur

**16. Awards/Achievements:**

- Reviewer for ISRD Allied International Journals. Reviewer ID: RVI15EC81464.

**17. Details of Memberships in Professional Societies:**

- LMISTE
- LMISRD

**18. Any other information**

- Team Lead for e-Yantra Lab Setup Initiative (eLSI), project sponsored by MHRD, Govt. of India under NMEICT. Started e-Yantra lab at HIT, Nidasoshi in coordination with IIT, Bombay

Signature of the Faculty/Staff

Signature of the HOD